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INTRODUCTION 
Software-based simulators have long been used as an aid in the design 
of integrated circuits. The number of components in a chip has on an 
average been doubling every 1.5 to two years, as shown in Figure 1 (1). 
There are at present one million components in a chip, and it is antici­
pated that this number will reach ten million by 1990. The larger the 
complexity becomes, the more time-consuming design, error detection, and 
correction becomes. This leads to an increasing emphasis on design 
verification as early as possible in the development cycle to shorten the 
time and to cut the development cost. Simulation can provide warnings of 
possible design mistakes at a time when correcting them is relatively 
cheap. 
Figure 1. Integrated circuit complexity trends 
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The growing complexity of integrated circuits has resulted in a sig­
nificant growth of computing requirements of CAD tools and has made their 
design dependent on the existence of adequate CAD tools. The architec­
ture of general purpose computers supports only sequential algorithms; 
thus their speed is limited. Consider an example from IBM (2): An IBM 
370/168 can perform about 30,000 gate evaluations/second; that is, 33 us 
per gate evaluation. It took 1800 hours of CPU time to verify the logic 
design of one-fourth of a medium-scale System 370 CPU. Four 370/168s 
were used for months (two shifts a day) to verify the logic of a high end 
System 370 CPU. 
One obvious solution to the problem of increasing simulation time is 
to - use faster and l arger compu ters wi th the same programs. Unfortunate­
ly, the speed of large mainframes is not increasing as fast as the in­
crease in simulation time caused by the increase in gates/chip. Hence, 
this solution may not work due to the large cost of mainframes and for 
the simple reason that the gate/chip size may increase beyond the 
capability of the machine. In fact, software-based simulation is being 
stretched to the limit by modern computer techniques. Another solution 
is to implement the existing algorithms in hardware. This approach does 
not offer any flexibility to changing technology and is unattractive be­
cause of large expense incurred due to low volume production. Reasonable 
solutions are to develop better algorithms which have a polynomial degree 
closer to one (i.e., as gates/chip size increases the simulation time 
increases only linearly) and to design specialized processors whose ar­
chitecture fits the problem they are to solve. 
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Extensive use of logic simulation in the design cycle requires a mas­
sive amount of computing power and time to simulate a large digital logic 
network. The use of a special purpose simulator can significantly reduce 
the iteration time in the design cycle and can transform an impossible 
task into a feasible one. Also, the declining cost of hardware has made 
the use of hardware simulators very attractive. It can shorten the 
simulation time to somewhere in the order of 2-1000, as compared to cur­
rent software based simulators. Such hardware accelerators are being 
considered and developed by various manufacturers to meet the challenge 
posed by VLSI circuits. 
In this dissertation, the architecture of a specialized Processing 
Unit (PU) has been proposed. - Methods have been developed to fully ex 
ploit the parallelism inherent in logic simulation. The PU communicates 
with the host computer via a high speed bus. The host computer loads the 
memories of the PU with simulation data and does the pre-processing and 
post-processing by handling the primary inputs and the output data. 
However, the simulation of the logic network is done entirely by the spe­
cialized PU. 
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LITERATURE REVIEW 
The history of simulators has been discussed elsewhere (3, 4) in 
books and papers. In this chapter, some of the important papers on 
special purpose logic simulators will be discussed brieiHy, and their 
speed will be compared to the current software-based simulators. 
A network to be simulated consists of a description of every device 
and connections between them. Each digital device has a type (ex., AND, 
OR, flip flop, or a functional module) which identifies its functions. 
It can have any number of inputs and outputs, and there should be a 
relationship between the inputs and the outputs. The logic signal values 
on an input or an output could be anywhere from two (0, 1) to eight (0, 
r, unknown, high impedance, rising, falling, stable, and changing). 
Primitive devices are built into the simulator, whereas nonprlmitlve 
devices should be specified through the hardware description language. 
Configuration of a device consists of signal values at the inputs, out­
puts and any internal state variables. An event occurs due to a change 
in signal value on the signal line. A change in input causes the device 
to be evaluated, and its new outputs and state variables stabilize after 
some time equal to the delay associated with the device. Scheduling an 
event is marking it to occur at some future time. All concurrent events 
occur at the same simulated time or time frame and are processed during a 
simulation cycle, after which time is advanced to the next time frame. 
All scheduled events are maintained in the event list. The above method 
of simulation is referred to as an event-driven simulation. Any device 
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which uses about the same amount of memory, and can be evaluated in about 
the same time as a gate, is referred to as simple. Other devices are 
called functional. 
Typical operations which occur during a simulation cycle are shown in 
Figure 2. Abramovicf et al. (5) made use of the pipelined characteristic 
of logic simulation to design a simulator which employs distributed and 
parallel processing and resembles a ring pipeline as shown in Figure 3. 
All the processing units contain local memory and microprogrammable proc­
essors so that the specialized tasks are implemented directly in micro­
code. Communication between neighboring processing units is through FIFO 
message buffers. The Event List Manager orders the events in the Event 
List memory in increasing order and stores the concurrent and most recent 
events in a block. The Current Event Processing Unit retrieves events 
from this block and sends them to the Simple or Functional Configuration 
Processing Unit (depending on whether the device is simple or functional) 
and to the Model Accessing Unit. The Model Accessing Unit finds all the 
fanout devices and their type and sends this information to the Con­
figuration Processing Unit, which updates the configuration of the source 
and fanout devices and sends it to the Evaluation Processing Unit. This 
unit evaluates the incoming devices and generates an event if its output 
has changed. The Scheduling Unit adds the delay of the device to the 
current simulation time and sends it to the Event List Manager. 
One important feature of this machine is that the number of devices 
it can evaluate per second is independent of the total number of devices 
in the network. The authors claim that, dependent on the logic network. 
v w 
Retrieve current 
events 
Update outputs 
and state vari­
ables of source 
events 
Determine fanout 
events 
Update inputs of 
fanout events 
Evaluate fanout 
events 
Schedule events 
Determine most 
recent and con­
current events 
and advance sim­
ulation time 
Figure 2. Typical operations during a time frame 
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their machine can perform anywhere from 500,000 simple evaluations/second 
to one million simple evaluations/second. Typically, software simulators 
will perform less than 20,000 simple evaluations/second. A CDC Cyber 176 
can perform 90,200 simple evaluations/second using vector processing (6). 
In any case, the specialized simulator runs about 10 to 60 times faster 
than the software based simulators. 
A very different approach has been taken by IBM engineers in design­
ing the Yorktown Simulation Engine (YSE) (2, 7, 8, 9). Instead of 
pipelining, the whole logical network is partitioned by the host computer 
into subnetworks, and each subnetwork is assigned to a logic processor, 
as shown in Figure 4. Because of the division in the network, signals 
from one subnetwork may be required by other subnetworks. This transfer 
of signals is done through a switch. A network should be partitioned in 
such a way so that interprocessor communication is minimized. Array 
256 256 Switch 
Bus Bus 
170 
Host (5/370) 
Logic 
processor 
Control 
processor 
(Z8000) 
Logic 
processor 
Logic 
processor 
N 256 
Bus 
controller 
(Array) 
(simulator) 
Figure 4. Yorktown Simulation Engine overview 
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processors are used to simulate RAMs and ROMs. A maximum of 256 proces­
sors can be connected, and communication between the host computer and 
the processor units is provided by an interface which consists of 170 
twisted pairs of wires as a bus, a Bus Controller which is implemented 
with about 500 TTL, ECL, and MOS memory modules, and a standard Z8000 
Control Processor. The Control Processor provides a general asynchronous 
interface capable of lOM bytes/second transfer rate. The overview of a 
logic processor is shown in Figure 5. The instruction memory stores the 
interconnections and function type information for a logical subnetwork 
of not more than 8K functions. The data memory holds the logic values 
for signals in the network, and the function unit evaluates logic func­
tions Each function (ex. AND, OR, etc.) has four inputs and one output, 
and each signal can have any one of the four logical values - 0, 1, un­
defined, tri-state high. Functions with more than four inputs can be 
computed by iteration. The logic processors are capable of three modes 
of simulation, unit delay, rank order, or a combination of the two, and 
are physically built from 500 TTL and .130 MOS memory modules. It should 
be noted here that the logic processor does not have the computational 
capability that one might expect a processor to have. Tables of func­
tions are loaded into the memory modules of the functional unit, and all 
the processing is carried on by reading and writing from the various 
memory modules. By pipelining the instructions, a function can be evalu­
ated in one instruction cycle of 80 ns. 
In every instruction cycle, the switch transfers data from each of 
the 256 processors to any other processor. The switch consists of an 
Program 
counter 
Instruction 
memory 
(8K X 128) 
OP 1,2,3,4,5 
Fetch 
Addresses 
LDM 
store 
address 
(from switch) 
\L 
SDM 
store 
addr 
SDM 
data 
in 
Fetch 
addrs 
DATA MEMORY 
5x(16Kx2) 
LDM LDM 
store data 
addr i n 
~7S 7S 
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Function code 
GDM 1..5 codes 
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Data 
out 
Figure 5. Logic processor overview 
OP 1,2,3,4 
Function 
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2 
\|/ 
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8K X (256 X 8) RAM which is loaded, before simulation, with all the in­
formation necessary for routing data during each instruction cycle with a 
maximum of 8K instruction cycles. 
The YSE is capable of simulating a network of up to 2 million gates 
exceeding 3 billion gate evaluations per second. Apart from partition­
ing, the high speed has been achieved by designing a very specialized 
simulator for only gates with four inputs and one output, using unit 
delay and a four valued logic signal. In comparison, the simulator 
designed by Abramovici et al. supports logic simulation for both simple 
and functional devices, the architecture is transparent to logic values, 
and variable delays are used. 
In the paper by Levendel et al. (10), microprpcessors are used to 
design a logic simulator using distributed processing as shown in Figure 
6. The performance of this simulator is better by over two orders of 
magnitude than the software based simulators. Unlike YSE, this system 
implements event-driven simulation with arbitrary delays for both simple 
and functional devices. For simple devices, the communication structure 
is cross-point based, and for functional devices it is a time-shared 
parallel bus. The authors claim that using both cross-point matrix and a 
parallel bus will prove cost effective. All communication between the 
host computer and the simulator is carried on through the master. During 
a simulation cycle, the slaves (simple or functional evaluators) transfer 
the scheduled events for the next time frame to other slaves and any 
primary output values and user-requested information to the master. Upon 
receiving a signal from the slaves that the current simulation cycle is 
Master 
Bus interface 
unit 
Functional 
evaluator 
Functional 
evaluator 
Crossbar 
matrix 
Simple 
evaluator 
Simple 
evaluator Parallel bus 
Figure 6. Architecture of proposed multiprocessor simulator 
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over, the master transfers any primary input values to the slaves for the 
next simulation time and then informs the slaves to start the next cycle. 
The configuration of the slave unit and the master unit is shown in 
Figure 7 and Figure 8, respectively. The processor unit is a general 
purpose 16 bit microprocessor, and the input and output sequencers can be 
either specially designed or single chip microcomputers can be used. The 
slave units perform the device evaluation and scheduling. The simulation 
algorithms reside in the processing units' local memory. Both masters 
and slaves use Output Data Sequencer to send data and Input Data Sequenc­
ers to receive data via the communication structure. The processing unit 
and the data sequencers are isolated from each other by means of FIFO 
buffers. 
Koike et al. (11) have designed a special purpose simulator for large 
scale computers, including CPU, main memory, cache memory, and micropro­
gram memory. With 32 special processors running in parallel, it can 
execute up to 6 million IC evaluations per second (1.2 billion gate 
evaluations per second), can handle up to 15,000 random logic ICs (about 
3 million gates), and 2000 memory ICs (up to 2 Mega bytes). Other hard­
ware simulators have been designed by Sasaki et al. (12) and Barto et al. 
(13. 14). 
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OVERVIEW 
In the following chapter, the proposed architecture of the Processing 
Unit (PU) is discussed. This architecture can be compared with the ear­
lier work in this area- that has been described in the previous chapter. 
Abramovici et al. (5) used distributed processing by assigning different 
tasks of the simulation algorithm to six dedicated units. Each unit has 
a microprogrammed processor and local memory, and devices are simulated 
in a pipelined fashion. Also, functional devices are evaluated in paral­
lel by several processors in a unit. The idea of simulating devices in a 
pipelined fashion has been retained in the proposed architecture, but 
three dedicated units are used to simulate devices in a microprogrammed 
environment. Each unit takes the same amount of time to perform its 
tasks on a simple device, and longer time is required by each unit if 
functional devices are simulated. Both simple and functional devices are 
evaluated by a single processor. Denneau (7) used a different approach 
in which a logic network is partitioned into subnetworks, and each sub­
network is simulated in parallel by different but identical processors. 
Interprocessor communication is performed through a switch. Levendel et 
al. (10) proposed a cross-point based communication structure for simple 
devices and time-shared parallel bus for functional devices. Other meth­
ods for interprocessor communication have also been proposed (11, 12). 
In the proposed architecture, the concept of a "thick" capture bus has 
been introduced for interprocessor communication of data for both simple 
and functional devices. Also, the communication of data is done in 
parallel with the simulation of devices. A method has been developed 
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through which the user can program each device in the network for inter­
mediate simulation results. These results are sent to the host computer, 
via a standard bus, in parallel with the simulation of devices. The use 
of a time wheel to schedule devices has been proposed (10). This idea 
has been extended in this dissertation in that memory for the time wheel 
is allocated dynamically. Since hardware costs are rapidly diminishing, 
this architecture utilizes inexpensive VLSI and LSI chips. Because the 
enormous amount of hardware required to implement the architecture im­
plies the need for extensive diagnostics, a dedicated unit is used to 
perform the diagnostics function on the other units. The methods devel­
oped in this dissertation provide parallelism in hardware, high speed, 
and efficient utilization of system resources. 
Following the description of the architecture, functions of the 
specific parts in the PU are described in detail to demonstrate the power 
of the proposed architecture. Devices are divided into categories to 
utilize the resources of the PU efficiently. The kind of information 
required and the information moved within the PU for each category of 
devices are described in detail. An estimate of the amount of memory 
required and the speed of the PU is made. Methods have been developed to 
handle the data in a natural manner at a high speed. Memory is allocated 
either statically or dynamically, depending on the situation at hand. 
Finally, in Appendix A, the design of the Evaluation Unit is 
described. Timing diagrams are used frequently to explain the timings 
involved in the circuit. The unit is designed to operate within the 
range of commercial temperatures. 
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DESCRIPTION OF THE PROCESSING UNIT 
The Processing Unit (PU) is capable of simulating 16.77 million sim­
ple devices at a maximum speed of 128 million simple evaluations per 
second. A network to be simulated can have any combination of simple and 
functional devices. A digital device consists of inputs, outputs, and 
delays between the inputs and the outputs. The outputs are a function of 
inputs only. This kind of a model excludes the possibility of internal 
state variables, though these could be included as an extension of the 
model. A simple device is defined as consisting of a maximum of four 
inputs and one output, three signal values (possibly 0, 1, and unknown), 
and ten internal fanouts with no external fanout or eight internal fan-
outs with ten ëxtërhàTfanbuts. Devices that do not fit this category 
are defined as functional devices. The model of a device consists of its 
configuration (input signal values, output signal values, and delays) and 
connections to fanout (both internal and external) devices. 
As shown in Figure 9, the Host computer communicates with the PU via 
a high .speed standard bus. During initialization, the Host programs the 
PU depending on the characteristics of the network of devices to be simu­
lated. The key to high speed simulation lies in exploiting the charac­
teristics of the network in order to utilize the resources of the PU most 
efficiently. For example, the PU should be programmed for the number of 
signal values to be used (3, 7, or 15 signal values). The host computer 
is also responsible for pre- and post-processing of the simulation data. 
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Figure 9. Host computer - processing unit interface 
It loads the memories of the PU with simulation data. After the simula­
tion is over, it receives the results of the simulation from the PL). The 
simulation is done entirely by the PU. The evaluation programs of all 
widely used devices are built into the PU. However, there are provisions 
for loading programs of new devices from the Host. The PU is also 
capable of performing diagnostics on its hardware upon receiving a 
request from the Host. The results of the diagnostics are sent to the 
host. This feature increases the reliability of the PU tremendously. 
Diagnostics should be performed either at regular intervals or when the 
PU is not being used. 
A network of devices consists of primary inputs and primary outputs. 
The outputs of the network are defined for each set of primary inputs. 
If the inputs are changed, the outputs may also change. In fact, for 
each combination of unique inputs, there are unique outputs. The next 
outputs are a function of the previous outputs (or the state of the net­
work) and the new inputs. If there are no feedbacks in the network, then 
the outputs are a function of inputs only. 
In order to simulate a network, a set of simulation vectors (primary 
inputs), along with their predetermined results, is prepared. The 
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sequence in which these vectors is applied is very important. The net­
work must first be brought into a known state before any effective 
simulation can be carried on. 
The model of the network to be simulated is loaded into the PU. The 
Host sends the simulation vector to the PU. The PU simulates the network 
for the given vector and sends the simulation result (primary outputs) to 
the Host which then compares it with the predetermined result. This 
operation is carried on until an error is detected or the network has 
been simulated for all the sequence of vectors. If an error is detected, 
a more thorough check of the network can be carried on by specifying the 
problem devices. The state of these devices will then be sent to the 
Host for each time frame. 
The amount of traffic on the bus will depend on the amount of simula­
tion data that have been requested by the user. If only the simulation 
results are requested, then the bus will be used by the PU only after the 
simulation has completed. 
In order to reduce the interaction between the Host computer and the 
PU, all the simulation vectors and predetermined results can be stored in 
the PU. The PU can then simulate the network for each vector and notify 
the Host only if the simulation result and the predetermined result dis­
agree. This method, though faster, requires extra memory in the PU to 
store the simulation vectors and predetermined results. Either method 
can be used, and in this dissertation the first method discussed will be 
used. 
21 
As shown in Figure 10, the PU is divided into 256 sub PUs. The sub 
PUs are exact copies of each other. The number of sub PUs could vary 
depending on the needs of the installation. Each sub PU can simulate a 
maximum of 64K simple devices. The network to be simulated is parti­
tioned into 256 subnetworks, and each subnetwork is assigned to a sub PU. 
The partitioning must be done along the length of the network, starting 
from primary inputs and ending at the primary outputs. All sub PUs simu­
late devices in their subnetwork for the same time frame. The external 
data for the current time frame are transferred between sub PUs via the 
capture bus. The current time frame is advanced to the next time frame 
after all the sub PUs are done simulating the active devices for the cur­
rent time frame. 
Processing unit 
High speed bus 
' Host 
I computer 
I 
7\ IT V 
Sub PU Sub PU 
#0 #1 
Capture bus 
Sub PU 
Figure 10. Architecture of the processing unit 
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The capture bus is a nonstandard, very high speed, "thick" bus con­
sisting of 256 lines for data, 32 lines for check bits, and some lines to 
synchronize the transfer of data between the sub PUs. The 256 data lines 
are just by coincidence equal to the 256 sub PUs. The standard bus is 
used entirely for communication between the Host and the sub PUs. Com­
munication between sub PUs is not done on this bus but on the capture 
bus. In order to send the data to the Host, the sub PU must first ac­
quire the bus. The Host can send data to one or more sub PUs at a time. 
Each sub PU is divided into five units, as shown in Figure 11. The 
dedicated units work concurrently on separate tasks of the algorithm and 
are designed with standard, commercially available chips in a micro­
programmed environment. Each unit has its own memory and processors. 
Any sharing of information between units is done through the high speed 
FIFO buffers. The distributed architecture resembles that of a data flow 
machine where the unit is activated upon the arrival of data at its 
inputs. Since there is no direct communication between units, the 
throughput of the sub PU is greatly enhanced. 
Typical operations during a time frame consist of the following: 
1) retrieve current source events, 2) update output signal values of 
source events, 3) determine fanout devices, 4) update input signal values 
of fanout devices (events are generated), 5) evaluate fanout events, and 
6) schedule events. 
The Scheduling Unit (SCHED) contains relevant information about all 
the source devices whose fanout devices will be evaluated in the future. 
A source device can either have only internal fanout devices or both 
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24 
internal and external fanout devices or no fanout device. During a time 
frame, SCHED first sends to the Model Accessing and Updating Unit (MODEL) 
the information of active source devices with external fanouts followed 
by other active source devices. MODEL has the model (configuration and 
connections to fanout devices) of all the devices in the subnetwork. 
Upon receiving the information of a source device with external fanouts, 
MODEL first updates the output signal values. Any user requested infor­
mation about the source device is sent to the HOST INTERFACE. Then the 
fanout devices are determined. The information of external fanout 
devices is send to the Communication Unit (COMM). The input signal 
values of the internal fanout devices are updated, and the information of 
each internal fanout device (event) is sent to the_Evaluation Unit 
(EVAL). COMM stores the information it receives from MODEL. HOST INTER­
FACE sends to the Host Computer the information it receives from MODEL. 
EVAL evaluates the event, compares the new output with the previous out­
put, and discards the event if the outputs are the same. If the outputs 
are not the same, the event is sent to MODEL. Upon receiving the event, 
MODEL retrieves relevant information from the model of the device and 
sends the information to SCHED which then schedules the event (source 
device). All source devices with external fanouts originate from SCHED 
and follow the same path as has been described above. Figure 12 shows 
the now of data between units. When MODEL has received from SCHED all 
the source devices with external fanouts, it signals COMM to start com­
munication of external fanout data via the capture bus. When COMMs of 
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Figure 12. Flow of data for a source device with external fanouts 
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all the sub PUs are ready, each COMM sends the information of source 
devices with external fanouts, for the current time frame, on the capture 
bus and receives information of external source devices whose fanouts are 
in its subnetwork. From the information of external source devices, fan-
out devices are determined, and their information is send to MODEL. 
While COMM is busy with the transfer of external fanout information, 
MODEL is receiving from SCHED information of the remaining source devices 
for the current time frame. These source devices follow the same path 
described for the source devices with external fanouts, except that there 
are no external fanouts and no information is sent to COMM. Figure 13 
shows the flow of data between units for this case. 
When all the source devices from SCHED have been simulated, MODEl 
starts receiving information of fanout devices from COMM. The input sig­
nal values of the device are updated, and the information of the device 
is sent to EVAL. EVAL evaluates the event and sends it to MODEL if the 
output changes. MODEL retrieves the pertinent information for the event 
and sends it to SCHED which then schedules the event. Figure 14 shows 
the flow of data between the units for this case. 
When all the devices from COMM have been simulated, the time frame is 
advanced, and the simulation of devices for the next time frame begins. 
Even though it may not be apparent from the architecture of the sub 
PU, the devices are simulated in a pipelined fashion. Each of the five 
units are specialized to perform certain operations. For example, in 
Figure 13, while SCHED is performing operations on event #5, MODEL is 
performing operations on event #4 and EVAL is evaluating event #3. Event 
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#2 has already been evaluated and is waiting on the FIFO buffers for 
MODEL. Event #1 is waiting on the FIFO buffers to be scheduled by SCHED. 
Due to the nature of pipelining, multiple input events are caused. 
Two or more source devices may activate the inputs of the same fanout 
device. This will cause several events, of the same fanout device, to be 
generated. Only the last event generated is correct, and all other 
events must be cancelled. Besides scheduling events and retrieving 
events of the current time frame, it is the responsibility of SCHED to 
detect multiple input events, cancel all previous events of the same fan-
out device, and schedule the latest event. 
The throughput of the sub PU will be degraded if multiple input 
events occur often. In the case of simple devices, the activation of-, 
multiple inputs in a time frame is rare. However, this may not be true 
for functional devices, all of whose inputs must first be updated before 
the device is evaluated by EVAL. 
Each unit is specialized to perform certain operations on a device. 
EVAL will evaluate a simple device within 1.5 us to 3 us. On an average, 
it will take 2 us to evaluate a simple device. Other units must take the 
same time to perform all of their operations. Longer time is required to 
evaluate functional devices. All the units will take a proportionally 
longer time, as compared to simple devices, to perform their operations. 
In this way, none of the units will be idle while the simulation is going 
on. Also, the traffic on the FIFO buffers will not be blocked. The com­
munication of external fanout data on the capture bus is done, by COMM, 
in parallel with the simulation of internal fanout devices by the rest of 
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the units. The communication on the capture bus must be done at a very 
high speed in order to ensure that the rest of the units will not be 
waiting for data from COMM. The amount of traffic in the HOST INTERFACE, 
during simulation, will depend on how much data have been requested by 
the user. MODEL is the central unit of the sub PU. Since this unit has 
the model of all the devices in the subnetwork, it is here from where the 
information of each device is sent to other units. This unit should have 
the maximum traffic because all other units send/receive data to/from 
this unit. 
Since the units are highly specialized, their architecture is 
tailored to execute the required operations very efficiently at a high 
speed in a microprogrammed-environment. Any future changes can be accom-
modated by simply changing the microcode, without any alteration in the 
hardware of the unit. General purpose microprocessors could be used in­
stead of microprogrammable processors to reduce the overhead in micro­
programming. It is expected, however, that the amount of microprogram­
ming required would not be enormous. Besides, more than one microproces­
sor will be required to achieve the same computing power as a micro-
programmable processor. In the proposed architecture, the benefits 
received by using microprogrammable chips outweigh the extra time re­
quired to microprogram. A microprogrammable microprocessor (AM 29115), a 
microprogram controller (AM 2910-1), and other microprogrammable chips 
should be used to design the architecture of each unit. Two TOC 1030s 
can be cascaded to design the 64 x 16 bit high speed FIFO buffers. (For 
data sheets of these chips, see Appendix B.) 
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The devices are simulated in a pipelined fashion, and a constant time 
is required by each unit to perform operations on a device. Therefore, 
as the number of devices in the sub PU increases, the simulation time 
increases only linearly. In order to estimate the maximum speed of the 
PU, assume that a simple device can be evaluated in 2 us. Ignoring the 
overhead in filling the pipeline at the beginning of each time frame, and 
assuming that all the 256 sub PUs are busy throughout the simulation, a 
maximum of 128 million simple devices can be evaluated in a second. 
During simulation of the network, activity is centered around a cer­
tain portion of the network. A look-ahead mechanism could be used to 
transfer data of the active portion from the main to cache memory. This 
kind_of arrangement could save memory costs at_the expense of-extra hard-
ware for look-ahead and memory management. 
The cost of semiconductor memory is decreasing typically at the rate 
of 20% or 30% per year (15). Nowadays, high density memory chips, 64K 
and 256K bits, are available with access times in the range of 55 ns to 
300 ns at a relatively low cost (16, 17). In an architecture where high 
speed is the primary goal, it is cost effective to interface high densi­
ty, high speed memories directly to the processor in a one level memory 
system. The purpose of having high speed microprogrammable processors is 
defeated if the memory cannot keep up with processor requests. Any dis­
parity in the speed of the processor and the memory could be reduced by 
having memory systems with wide words (128 bits and 256 bits). Also, the 
access time could be overlapped with processor operations by reading the 
next word (or writing into memory) while the processor is operating on 
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the current word. This kind of processor-memory arrangement should be 
used to design the units of the sub PU. 
Large memory systems requiring many memory chips may have inadequate 
reliability. Therefore, EDC is required to improve the reliability of 
large memory systems. Am 2960s (see Appendix B for data sheets) can be 
used to detect and correct errors which may occur in the memory or on the 
Capture Bus. Am 2960s can correct all single-bit errors and detect all 
double and some triple-bit errors. In fact, double-bit memory errors can 
be corrected if one of the two-bit errors is a hard error. A maximum of 
four 2960s can be cascaded along with MSI chips to handle 54 bits of data 
and 8 check bits. To obtain maximum performance, the EDC device should 
be used in the check-only configuration, as shown in Figure 15. 
On a read from memory, data is read onto the data bus. At the same 
time,the data and the check bits are read into the EDC to check for 
errors. If one or more errors are detected, ERROR is active; if exactly 
two errors are detected, then DOUBLE ERROR is active; and for three error 
cases and some double error combinations, MULTERROR is active. Also, if 
only ERROR is active, then only one error has been detected. These error 
flags could be used to interrupt the processor when an error occurs. The 
syndrome bits may then be decoded by the processor. Since the EDC device 
is operating in the correct mode, the processor, upon interrupt, can read 
the corrected data from the output latch if only a single error has been 
detected and the error is not in the check bits. If error is in the 
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Figure 15. EDC device in check-only configuration 
check bits, then the data word read from memory does not have errors but 
the check bits do. The error should be corrected. In this way, the EDC 
is made transparent to the processor, and the time to read from memory is 
equal to the access time of the memory. A slow down of the system occurs 
only when an error is detected, and this happens infrequently. 
On a write to memory, the data word could be buffered by using the Am 
2961/62 Data Bus Buffers (18) while the check bits are being generated. 
Thus, the time required to generate the check bits is made transparent to 
the processor. 
Besides sending/receiving data to/from the Host computer and the 
MODEL, the HOST INTERFACE can also perform diagnostics on the hardware of 
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the other four units of the sub PU, and can also write new evaluation 
programs in the WCS of EVAL. The reliability of the PU is increased 
tremendously by providing diagnostics at the sub PU level, and EDC with 
the memory systems and the capture bus. Some form of EDC should also be 
provided for the standard bus. 
In summary, parallelism in a logic network is exploited by partition­
ing the network into subnetworks and assigning each subnetwork to a sub 
PU. Within a sub PU, pipelining is used to simulate devices. The 
resources of the PU are used efficiently by programming the PU depending 
on the characteristics of the network. Diagnostics and EDC for memories 
and buses is provided to increase the reliability of the hardware. 
Finally, the hardware is designed in a microprogrammed environment to 
achieve high speed and flexibility. 
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DESCRIPTION OF UNITS IN THE SUBPROCESSING UNIT 
In this chapter, each of the five units in the subprocessing unit 
will be discussed. Most of the discussion will be centered around simple 
devices. 
Model Accessing and Updating Unit 
A digital device consists of inputs, outputs and delays. The delay 
is the time it takes for the signal to propagate from the inputs to the 
outputs, and it may or may not be a function of inputs. The output is 
always a function of inputs. Table 1 shows how digital devices can be 
grouped into various categories. Before simulation starts, the Host-must 
program the PU for the maximum number of signal values that will be used. 
If more than three signal values are used, all devices are functional 
devices. However, if three signal values are used, then the devices are 
divided into simple and functional devices. Functional devices are sub­
divided into single delay and variable delay devices. For single delay 
devices, the propagation delay between inputs and outputs is the same, 
irrespective of which outputs are active. In the case of variable delay 
devices, the delay at each output is a function of either a combination 
of inputs and the signal values at those inputs or a function of previous 
output signal values. Each of the two categories in functional devices 
is further divided into six categories, depending on the number of inputs 
and outputs. The category with a maximum of eight inputs/outputs will 
consist of all functional devices which have less than eight inputs and 
Table 1. Digital devices grouped into categories 
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eight outputs. A functional device with 31 inputs and 10 outputs will 
fit in the 32 inputs/outputs category. This division is mainly made to 
save space in memories of all the units. 
According to Table 1, digital devices are divided into 31 categories 
with the simplest of all being the simple device and the most complex 
being the functional device with variable delays, 128 inputs, and 128 
outputs. The division in this manner is not exhaustive and can be ex­
tended to include other cases not covered here. The inputs and outputs 
of a device are counted from left to right, as shown in Figure 16. 
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Figure 16. Numbering of inputs and outputs of a device 
The MODEL memory is a 64K x 144 bits memory, with 128 bits of data 
and 16 check bits in a word. It contains the configuration and intercon­
nections of all devices in the subnetwork. A simple device occupies one 
word of MODEL memory. The address of the location which the simple 
device occupies is also its identification number (ID). Since there are 
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Table 2. Model of a simple device 
Command for the device = 4 bits 
Type of device = 12 bits 
Delay = 8 bits 
Signal values of 4 inputs and 1 output = 10 bits 
Presence of an external fanout = 1 bit 
Address of the external fanout = 13 bits 
Number of internal fanouts = 4 bits 
Identification number of the first internal fanout = 16 bits 
ID of the second internal fanout = 5 bits 
ID of the last internal fanout = 5 bits 
Input number of the first internal fanout = 2 bits 
Input number of the last internal fanout = 2 bits 
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64K words, models of (64K-1) simple devices can be stored. The last 
location is used for other purposes and will be explained later. The 
configuration and interconnection data for simple devices are shown in 
Table 2. For a device to qualify as a simple device, it must have no 
more than three signal values, a maximum of four inputs and one output, a 
maximum of ten internal fanouts with no external fanout, or eight inter­
nal fanouts with a maximum of 10 external fanouts and must occupy only 
one word of MODEL memory. The simple device category will include almost 
all TTL gates plus other gates and devices; any other device could be 
modeled as a functional device with no restrictions whatsoever. 
Both Table 3 and Table 4 show the model of a three signal value func­
tional device which has no-more than 32- inputs and_32- outputs. Table-3 -
includes a single delay device, whereas Table 4 includes a variable delay 
device. As is apparent from these tables, the model of a functional 
device will usually occupy more than one word of the MODEL memory. The 
identification number of every device is the address of the first word in 
the memory. The models of all devices occupy consecutive locations in 
the MODEL memory. 
Each of the fields in the MODEL memory that constitute the configura­
tion and interconnection of the device will be described as follows: 
1. Command for the device: Through this field, the user can exer­
cise full control over each device of the network. These four bits can 
be used to select one of the 16 different combinations. An example is 
shown in Table 5. This field is useful in locating faults in the net­
work. Initially, simulation can be carried on so that only the primary 
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Table 3. Model of a functional device with 3 signal values, single 
delay, and 32 inputs - 32 outputs 
Command for the device = 4 bits 
Type of device = 12 bits 
Delay = 8 bits 
Number of inputs = 5 bits 
Number of outputs = 5 bits 
Signal value for the first input = 2 bits 
Signal value of the last input = 2 bits 
Signal value of the first output = 2 bits 
Signal value of the last output = 2 bits 
For each output, the following information should be provided: 
Presence of external fanout = 1 bit 
Address of the external fanout = 13 bits 
Number of internal fanouts = 5 bits 
Identification number of the first internal fanout = 16 bits 
ID of the second internal fanout = 8 bits 
ID of the last internal fanout = 8 bits 
Input number of the first internal fanout = 5 bits 
Input number of the last internal fanout = 5 bits 
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Table 4. Model of a functional device with 3 signal values, variable 
delay, and 32 inputs and 32 outputs 
Command for the device = 4 bits 
Type of device = 12 bits 
Number of inputs = 5 bits 
Number of outputs = 5 bits 
Signal value of the first input = 2 bits 
Signal value of the last input = 2 bits 
Signal value of the first output = 2 bits 
Signal value of the last output = 2 bits 
For each output, the following information should be provided: 
Presence of external fanout = 1 bit 
Address of the external fanout = 13 bits 
Number of internal fanouts = 5 bits 
Identification number of the first internal fanout = 16 bits 
ID of the second internal fanout = 8 bits 
ID of the last internal fanout = 8 bits 
Input number of the first internal fanout = 5 bits 
Input number of the last internal fanout = 5 bits 
Number of delays = ? bits 
Delay as a function of either inputs or outputs = 1 bit 
If the delay is a function of outputs, then the following information is 
provided for each delay: 
Delay = 8 bits 
Previous output signal values = ? 
Table 4. Continued 
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If the delay is a function of inputs, the following information is 
provided for each delay: 
Delay = 8 bits 
Input numbers = ? 
Signal values = ? 
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Table 5. Different selections from 'command of the device' field in 
model memory 
0000 ==== send output to Host whenever it changes 
0001 ==== send output to Host when simulation is over 
0010 ==== STOP simulation if any output has a logic value of 1 
0011 ==== data should not be sent to the Host 
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outputs are received by the Host for some combination of primary inputs. 
If the output differs from the expected output, then trouble shooting can 
be done through a more comprehensive simulation, by programming the 'com­
mand for the device' field in such a manner so that the problem devices 
are monitored, whenever active, during every time frame. 
2. Type of device: This 12 bit field is shared by MODEL, SCHED, and 
EVAL. In the case of EVAL, the 12 bit field is used as a microaddress to 
directly map to the microroutine of a device in the 4K control store. 
Before the simulation starts, the Host programs the units for the maximum 
signal values to be used. During simulation, there are only ten or 
eleven different devices to be identified (see Table 1) by the MODEL 
processor. These devices can be identified from a portion of this field. 
Through this field, the MODEL processor jumps to the microroutine of the 
device stored in its control store and accesses the data from the MODEL 
of the device. 
3. Delay: This field of eight bits will cover delays in the range 
of 0 to 256 units of time. Typical delays of ECL gates is 2 ns, and MOS 
gates is 100 ns. Between these two extremes, the delays of other logic 
families lie. 
In the case of variable delay functional devices, more than one field 
is required to model delay. Each output can have more than one delay, 
and every delay can be a function of either inputs and the signal values 
of the output. In the case of simple and single delay functional 
devices, only one 8 bit field is required. 
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4. Inputs : This field consists of the signal values at the inputs 
of the device. A simple device has four inputs. A functional device has 
an extra field which contains the number of inputs that the device has. 
5. Outputs ; This field consists of the signal values at the outputs 
of the device. Simple devices have only one output, whereas functional 
devices can have any number of outputs. An extra field, for functional 
devices, contains the number of outputs that the device has. 
6. Fanouts: For the two extremes, an RTL gate can drive, in the 
worst case, five gates, whereas a CMOS gate can drive more than 50 gates. 
Between these two extremes, an ECL gate can drive up to 25 gates, a TTL 
can drive up to 10 gates, and a MOS can drive up to 20 gates. 
A simple device has one output which can drive a maximum of either 
ten internal fanouts and no external fanout or eight internal fanouts and 
ten external fanouts. A 1 bit field specifies whether the source device 
has any external fanouts. If it does not have external fanouts, then the 
13 bit external fanout field is absent; otherwise this field gives the 
address of the fanout in the COMM. A 4 bit field specifies the number of 
internal fanouts that the source device has. The 16 bit field contains 
the identification number of the first internal fanout device. The iden­
tification numbers of the other internal fanouts must be within 32 IDs of 
the first fanout, and are specified by 5 bit fields. Here, we are ex­
cluding such rare possibilities where a simple device has some functional 
devices as fanouts which occupy so many locations of MODEL memory that it 
is impossible to assign IDs in the range of 32 for all fanouts. The ID 
of the internal fanouts could be specified by 16 bits, but this will 
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waste memory. Another field contains the input number of the internal 
fanout device to which the output of the source device is connected. One 
such field of 2 bits is required for each simple internal fanout. 
In the case of functional devices, each output consists of all the 
fanout fields that have been mentioned for a simple device. A maximum of 
32 external fanouts and 32 internal fanouts can be specified for each 
output. Also, the first internal fanout of a functional source device 
could be assigned any ID, but the other fanouts must have IDs within 256 
IDs of the first fanout. 
SCHED will send information to MODEL of those source devices which 
are active during the current time frame. First, the source devices 
which have external fanouts are sent to MODEL. The information consists 
of the device ID, followed by the output signal value in the case of sim­
ple and single delay functional devices. For variable delay functional 
devices, the device ID, number of active outputs, output numbers, and the 
signal value of each active output is sent to MODEL. For each source 
device, the MODEL processor executes the following six steps: 
1. Using the device ID, access the model of the source device. 
2. From the model, retrieve a portion of the 'type of device' field 
which is used as a macroinstruction to jump to the appropriate 
microroutine. 
3. Retrieve the command for device field and send appropriate data 
to the Host Interface. 
4. Update the outputs of the source device. 
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5. For every active output, send the information of external fanout 
to COMM. 
6. For every active output, determine the internal fanout devices 
for each internal fanout 
a. Update the input 
b. Send information to EVAL. 
In the beginning of each time frame, SCHED first sends information of 
source devices which have external fanouts followed by a control word of 
sixteen Ts which marks the end of source devices with external fanouts. 
In fact, there is only one control word which consists of sixteen I's. 
The devices are assigned all possible 16 bit combinations for IDs, except 
the combination of sixteen I's which is reserved^for the control word 
When MODEL encounters this control word, it sends it to COMM. Next, the 
SCHED send information of source devices which have only internal fanout 
devices followed by another control word which marks the end of all 
source devices in SCHED for the current time frame. For every source 
device with internal fanout devices, the MODEL processor executes the 
same six steps, mentioned above, except step 5. When the second control 
word is received from SCHED, MODEL starts receiving information of active 
devices from COMM which are external fanout devices from other sub-
processing units. The information of each device consists of device ID, 
input number, and input signal value. For each device, the MODEl proces­
sor executes the following three steps: 
1. Using the device ID, access the model of the source device. 
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2. From the model, retrieve a portion of the 'type of device' field 
and jump to the appropriate microroutine. 
3. a. Update the input. 
b. Send information to EVAL. When a control word is encountered 
from COMM, which marks an end of all devices for the current 
time frame, MODEL sends this control word to EVAL and the 
Host Interface. 
Care should be taken in microprogramming the MODEL processor because 
only one of the three different algorithms (one for source device with 
external fanouts, another for source device with internal fanouts, and 
the last one for the device from COMM) mentioned above should be 
executed, and a portion of the 'type of device' field can be used to jump 
to only one microroutine. 
In the six-step algorithm, the operations involved at steps 4, 5 and 
6 depend on whether the device is simple, single delay functional delay, 
or a variable delay functional device. Updating the output of a simple 
device merely consists of replacing the old signal value with the new. 
In the case of à single delay functional device, the new signal values 
and the old signal values are first compared to find the active outputs. 
These outputs are then updated, and the information on which outputs are 
active is also used in steps 5 and 6. In the case of variable delay 
functional devices, the information on which outputs are active is sent 
by SCHED. Because the delay at an output is variable, the signal value 
may have been changed in the previous time frames. Therefore, the new 
signal value and the old signal value at each active output are first 
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compared. If they are the same, this output is discarded and no event 
will be generated at this output. If the two signal values are dif­
ferent, the output is updated, and steps 5 and 6 will be executed for 
this output. 
For simple devices, step 5 is executed by retrieving the field which 
contains the address of the external fanout, from the model of the 
device, and sending this information along with the new output signal 
value to COMM. In the case of functional devices, the fanout address and 
signal value is sent for every active output. 
For simple devices, step 6 is executed by retrieving, from the model 
of the source device, the field which contains the number of internal 
fanouts. Through the ID of the first internal fanout, the model of the 
fanout is accessed. The input number provided by another field is used 
to update the input of the fanout with the output signal value of the 
source device, and the information which consists of fanout device ID, 
device type, input and output signal values, is sent to EVAL. For the 
other fanouts, the ID is found by adding their 5 bit partial ID field to 
the 16 bit ID of the first fanout, and the same operations are performed 
to send information to EVAL. In the case of functional devices, for each 
active output of the source, the same operations are performed as for 
simple devices, in order to send information of fanouts to EVAL. 
Since the information in the model of both source and fanout device 
is updated, this new information must be written back into the MODEL 
memory before information of another source device is read from SCHED. 
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MODEL sends information of the device to EVAL which evaluates the 
device and sends to MODEL the device ID and information on whether out­
puts have changed. If outputs have changed, the extra information sent 
consists of either the new output signal values if the device is simple 
or a single delay functional device, or the number of active outputs, 
output numbers, and the signal values of active outputs if the device is 
a variable delay functional device. If the outputs of the device have 
not changed, then MODEL retrieves a portion of the 'device type' field 
from the model of the device and sends this information along with the 
information received from EVAL to SCHED. This information is important 
for SCHED to detect multiple input events. If the outputs have changed, 
then the following six steps are executed: 
1. Using the device ID, access the model of the device. 
2. From the model, retrieve a portion of the 'type of device' field, 
and jump to the appropriate microroutine. 
3. Only for single delay functional devices, retrieve the field 
which contains the number of outputs. 
4. Retrieve the 1 bit field which contains the information on 
whether the device has external fanouts or not. 
5. Retrieve the field which contains the delay. 
6. Send the information extracted in steps 3, 4 an 5 plus the infor­
mation from EVAL to SCHED. 
In the case of single delay functional devices and simple devices, 
one 8 bit delay field contains the delay. However, in the case of vari­
able delay functional devices, each output may have variable delays which 
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depend on either the inputs and the signal values on these inputs, or the 
previous signal value of the output. The active output numbers and the 
new signal values provided by EVAL are used in conjunction with the in­
formation in the model of the device to find the delay. All active out­
puts which have the same delay constitute one event. Outputs with sepa­
rate delays constitute separate events. In this manner, several events 
could be produced. For simple devices, the information sent to SCHED 
consists of device ID, presence of external fanouts, delay, and the out­
put signal value. For single delay devices, the information consists of 
device ID, presence of external fanouts, delay, number of outputs, and 
the output signal values. For variable delay devices, the information 
consists of the device ID and the total number of active outputs. For 
each set of active outputs that have the same delay, the information in­
cludes the number of outputs, output numbers, presence of external fan-
out, delay, and the signal values of the outputs. When the MODEL 
receives a control word from EVAL, this marks the end of all active 
devices that have been evaluated during the current time frame, it sends 
it to SCHED. All the operations involved in the above algorithm consist 
of reading information from the model of the device. Since the model is 
not updated, there is no need to write back into the MODEL memory. 
All the information that the MODEL sends or receives to or from the 
FIFOs of different units consists of information of one device at a time. 
The information of a device consists of the device ID followed by the 
rest of the information of the device. When the information of all the 
devices has been sent/received, the last word is the control word instead 
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of the device ID of another device. This control word marks the end of 
information for the current time frame. 
The MODEL memory contains the model of (64K-1) simple devices. 
Whenever a device ID is read from FIFOs, the model of the device is 
accessed, and a portion of the 'type of device' field is used to jump to 
the microroutine of the device. When the control word is accessed from 
the FIFOs, location 64K is accessed from the MODEL memory. The portion 
of the 'type of device' field contains a unique macroinstruction which 
transfers control to a unique microroutine. This routine keeps track of 
the control words received from each unit during a time frame. 
If an uncorrectable error occurs within the SCHED, COMM, or the EVAL, 
an extra control word is sent to MODEL. Thi s extra control word is_ de-^ 
tected by this microroutine. The MODEL processor stops the simulation by 
not reading or writing into any of the FIFO buffers of these three units 
and conveys the information to the Host Interface which in turn sends it 
to the Host. If an uncorrectable error occurs in the MODEL, then this 
information is sent directly to the Host Interface by sending an extra 
control word. An uncorrectable error in the Host Interface could be sent 
directly to the Host. The diagnostic controller could be used to detect 
the errors as long as the error does not occur in the diagnostic 
controller. 
It should be noted that if the last location in the MODEL memory is 
not reserved to include the macroinstruction of the control word, then 
the MODEL processor would have to distinguish between the device ID and 
the control word when information is received from the FIFOs. 
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An EDC device is provided in the check-only configuration (as dis­
cussed in chapter 3). The device consists of eight Am 2960s (two groups 
of four AM 2960s) to perform EDC on a word of 128 data bits and 16 check 
bi ts. 
Evaluation Unit 
MODEL sends the device ID, device type, input and output signal 
values of each device to EVAL. The 12 bits 'device type' field is used 
as a macroinstruction (and microaddress) to jump to the beginning of the 
microroutine for the device. EVAL evaluates the device, compares the new 
output signal values with the old, and sends to MODEL the device ID and 
information on whether the outputs have changed. Extra information, for 
a device, is sent if the outputs have changed. 
In the case of single delay functional devices, all the output signal 
values need not be compared. It is enough to find a change in only one 
signal value in order to determine whether the outputs have changed. For 
simple and single delay functional devices, the extra information sent 
consists of the output signal values of the device. In the case of a 
variable delay functional device, all the new and old output signal 
values must be compared and a list of the outputs that have changed is 
made. The extra information sent to MODEL consists of the number of 
active outputs, output numbers, and the signal values of the active 
outputs. 
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When the information of all the active devices has been sent to 
MODEL, a control word follows. This marks the end of all devices to be 
evaluated during the current time frame. EVAL receives the control word 
from MODEL and sends it back to MODEL. It then constantly monitors the 
FIFO for information from the next time frame. It should be noted that 
the device IDs and the control word are not required by EVAL but are 
required by MODEL. 
Communication Unit 
COMM memory consists of a Fanout Data Memory (FDM), Captured Data 
Memory (CDM), and the rest of the memory contains information which is 
used to capture words from the capture bus and identify the fanout 
devices to which the captured data belongs. This information must be 
furnished by the Host computer before the simulation begins. A word in 
the 2K X 288 bit COMM memory consists of 256 data bits and 32 check bits. 
FDM consists of 32 x 288 bits, and CDM consists of 36 x 288 bits. 
COMM receives information of a source device from MODEL in the form 
of an output signal value and a 13 bit address of FDM. The address 
specifies the FDM word and the first bit in the word from where the bits 
of the output signal value should be stored. For example, if a 2 bit 
signal value of 01 is to be stored in word 10 and bit 21, then the five 
bits of 01010 of the address specify word 10, and the eight bits 00010101 
specify bit 21. The first bit of the signal value is stored in bit 21 
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and the second bit in bit 22 of word 10. Recall that before the simula­
tion starts, the Host computer programs all the units in the sub PU with 
the number of signal values that will be used during the simulation. 
Either a maximum of three, seven, or fifteen different signal values 
could be used. The control store of COMM processor contains three micro-
routines, one for each category of signal values, and only one micro-
routine is used during the entire simulation of the network. When the 
control word is received from MODEL, it marks the end of all external 
fanout data for the current time frame. COMM is now ready for communica­
tion of fanout data on the capture bus. There is, however, one problem. 
Looking at the data in the FDM, there is no way of differentiating the 
new signal values which have been updated^ d^ the cuTrente tim^^ 
and the old signal values. This problem is solved by storing ones in the 
whole FDM before reading information, from the MODEL, of the current time 
frame. This is the reason why 2 bits for a signal value correspond to 
only three different combinations. The fourth combination of 11 is used 
by COMM processor to differentiate between the old and the updated signal 
values. The same is true if three or four bits are used for a signal 
value. Also, during each time frame only a small fraction of the FDM is 
updated. In fact, some words may not even be updated. For this reason, 
bit (0) of each word is used to determine whether the word has been 
updated. 
A logic 1 in bit (0) means that the word is not updated. The maximum 
number of simple devices, with external fanouts, that can be accommodated 
in the FDM is 4080. COMM can easily distinguish between the control word 
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and the data word sent by MODEL because the data word will never consist 
of sixteen ones which distinguishes it from the control word. 
Figure 17 shows how a typical COMM(X) may view the processing unit. 
It receives information from MODEL(X), stores all the output signal 
values of active source devices in the FDM, sends the data in the FDM 
onto the capture bus, receives the output signal values of external 
source devices and stores them in the CDM, maps the data in the CDM to 
the fanout devices, and sends the information of each active fanout 
device to MODEL(X). By the nature of the partitioning of network into 
subnetworks, almost all of the external fanouts of source devices in 
COMM(X) will belong to its neighbors — COMM(X-l) and C0MM(X+1). In most 
of the cases, the first 16 words of FDM will contain the output signal 
values of the source devices which have external fanouts in COMM(X-l), 
and the next 16 words will be from source devices which have external 
fanouts in C0MM(X+1). 
When all the COMMs are ready, the communication starts with COMM(O) 
word(O). COMM(O) sends its 32 words in the FDM onto the capture bus. 
The receiving COMMs capture the required words and store them in their 
CDM. When COMM(O) is done, COMM(l) sends data starting with word(O) and 
ending with word(31) of its FDM. Again, the receiving COMMs capture the 
required words. The communication, for the current time frame, is over 
when C0MM(255) is done sending the 32 words in its FDM. 
It has been pointed out that in most of the cases the source devices 
of a COMM have external fanouts in the neighbor COMMs. However, there 
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may be instances where some source devices of COMM(X) have external fan-
outs in COMMs other than COMM(X-l) and C0MM(X+1). Another case, which is 
highly improbable, would be of a source device in COMM(X) that has exter­
nal fanouts in several different COMMs. Regardless of the situation, the 
main idea is to have the output signal values of all the source devices 
that have external fanouts in some COMM(Y) assigned to the same word in 
FDM. In this way, when COMM(Y) captures a word on the bus, it will 
receive the signal values for all of its fanout devices. If there are 
more signal values than a word in FDM can hold, then, of course, consecu­
tive words are assigned. 
COMM(X) will capture only those words that it requires. The first 
word captured will be stored in location (0) of the CDM, and the follow­
ing words captured will be written in consecutive locations. In some of 
the captured words, only a part of the word contains pertinent data, and 
the rest of the data belong to other COMMs. Since we have included the 
possibility that external fanouts of COMM(X) may be in COMMs other than 
the neighbor COMMs, the number of words captured may be greater than 32. 
A maximum of 36 words has been provided for the CDM. In the worst case, 
besides the two neighbor COMMs, data from four different COMMs could be 
captured. 
For each word to be captured, an address of 13 bits is required. 
Eight bits specify one of the 256 COMMs, and five bits specify one of the 
32 words in the FDM to be captured. The addresses of all the 36 captured 
words could be packed into 2 words of COMM memory. Some savings in memo­
ry could be made by taking advantage of the fact that consecutive words 
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in the neighbor COMMs (X-1) and (X+1) would be captured by COMM(X). 
Hence, the address of the first word and the number of words to be cap­
tured will suffice in the case of neighbor COMMs. But due to some unpre­
dictability with which the external fanout devices could be found, this 
approach will not be taken, and one address of 13 bits will be provided 
for each word to be captured. 
After the communication is over and no errors have been detected, the 
next step is to map the captured data to the fanout devices and send the 
information to MODEL. If bit (0) of the captured word is at logic 1, 
then the word does not have any new data. However, if bit (0) is at 
logic 0, then the bits of the signal values, in that word, which do not 
have ones, specify active signal values. A1so, either the whole or just 
a portion of the captured word contains valid data, and the rest of the 
data belong to other COMMs. This portion of valid data will occupy con­
secutive bits in the word. 
There are several ways of mapping the input signal values in the COM 
to the fanout devices. One method suggested here is as follows: 
1. Find a word in FDM which has valid data. 
2. Find the portion of the word that has valid data. 
3. From the valid data, find the active signal values. 
4. For each active signal value, there may be one or more fanout 
devices. Find the address where the information for fanout 
devices is stored. 
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5. From the information of fanout devices, send to MODEL the device 
ID, the input number, and the input signal value for each fanout 
device. 
6. Repeat (1) through (5) until the information of all active input 
signal values, in COM, has been sent to MODEL. 
An estimate of the total memory required by COMM is 2K words, as 
shown in Figure 18. For each input signal value in the CDM, a 19 bits 
address specifies the bit in a location of COMM memory, from where the 
information of the fanout devices starts. The information stored is 
shown in Table 6. A simple device with external fanouts can have a maxi­
mum of ten fanouts. On an average, it will have four external fanouts 
and one internal fanout. Therefore, fanout information for each simple 
device can be stored in 44 bits. 
There are some data required for mapping which are not shown in Fig­
ure 18. For example, some data are required to map the signal value in 
the CDM to the 19-bit address which points to where the fanout informa­
tion is stored. All the 19-bit addresses for each of the 4080 signal 
values are packed together in 303 words of memory. One way of mapping is 
by storing the address of the first location from where the 19-bit 
addresses start. If the number of the active signal value in CDM is 
known, then this number could be used along with the starting address to 
retrieve the corresponding 19 bit address. 
One can also find ways of reducing the total memory capacity, but 
this can only be done at the expense of processor time. During the 
design of hardware, a trade-off between memory and processor time will 
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256 data bits ^ 32 check bit^ 
Fanout Data 
Memory (FDM) 
Contains output signal values of source devices. 
Maximum simple source devices are 4080. 
Memory required = 32 words 
Captured Data 
Memory (CDM) 
Contains input signal values of fanout devices. 
Memory required = 36 words 
Addresses of 
the captured 
words. Must 
be loaded by 
the Host com­
puter before 
simulation 
Contains a 13-bit address to capture one word 
on the capture bus. Eight bits specify the 
COMM's number, and 5 bits specify the word in 
the COMM. A maximum of 36 words can be 
captured. 
Memory required = 2 words 
Mapping of 
Captured 
Data to 
external 
fanout 
devices. 
Contains a 16-bit address for each word in 
COM. Eight bits of the address specify the 
starting of valid data, and the other 8 bits 
specify the ending of valid data. 
Memory required = 3 words 
Must be 
loaded by 
the Host 
computer 
before 
simulation 
Contains 19-bit address for each signal value 
in CDM. Eleven bits specify the word, and 8 
bits specify the bit number in the word from 
where the information of fanout devices begins. 
Memory required = 303 words 
begins. 
Fanout information of each signal value in CDM. 
Memory required = 702 words 
Figure 18. Arrangement of 2K words of COMM memory 
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Table 6. Fanout information of an external source device 
Simple or functional device = 1 bit 
The following information is provided for simple devices: 
Number of fanout devices = 4 bits 
ID of the first fanout device = 16 bits 
ID of the second fanout device = 5 bits 
ID of the last fanout device = 5 bits 
Input number of the first fanout device = 2 bits 
Input number of the last fanout device = 2 bits 
The following information is provided for functional devices. Note that 
one output signal value could come from one output of the functional 
device. 
Number of fanout devices = 5 bits 
ID of the first fanout device = 16 bits 
ID of the second fanout device = 8 bits 
ID of the last fanout device = 8 bits 
Input number of the first fanout device = 3 to 8 bits 
Input number of the last fanout device = 3 to 8 bits 
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have to be made. In the discussion so far, memory has been allocated 
statically. Besides the 32 words of FDM, the rest of the memory could be 
dynamically allocated. This, however, will require much more sophisti­
cated firmware. 
MODEL will be sending or receiving information of a device at an 
average rate of 2 us. This time is sufficient for COMM to perform all 
the required operations. In between the receiving and sending of infor­
mation to MODEL, COMM has to transfer external fanout data via the cap­
ture bus. If 1% activity is assumed, and using the ratio of devices with 
external fanouts to total devices as 1/16, approximately 2450 us are 
available for the communication of data. This corresponds to about 299 
ns to send or receive a word on the capture bus. In parallel with the 
communication of data, 1225 internal fanout devices are evaluated and 
scheduled in each sub PU. During time frames when there are fewer than 
1225 devices to be evaluated, the three units, SCHED, MODFL, and EVAL, 
will be waiting for COMM to send information. This ends up in the bot­
tleneck of the system unless the communication is done at a higher speed. 
The communication time can be cut into half with the method that has been 
described. 
Some of the factors that determine the speed of the bus include data 
skewing and the propagation delay of the signals, which is a function of 
the length of the bus and the time it takes for reflections on the bus to 
subside. Other factors include the time required to access the memory in 
order to send a word onto the bus, and the time required to access the 
address, capture the word, and store it in the memory. Previously it was 
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mentioned that the addresses, to capture the words on the bus, are stored 
in COMM memory. In order to capture words at a high speed, these 
addresses must be stored in high speed registers during communication of 
data on the bus. The bus has 256 data lines, 32 check lines and some 
lines for synchronization of the COMMs, during communication of data. 
EDC capability is provided for the 2K x 288 bits memory and the cap­
ture bus. It consists of four groups of four cascaded AM 2960s. In all, 
sixteen AM 2960 chips are used to provide EDC for a word of 255 bits of 
data and 32 check bits. When the words of the FDM are read and sent onto 
the capture bus, the three error flags of the EDC device are monitored in 
the correct mode. The address of words that have errors is recorded. 
When the words are captured and written in the CDM memory, the EDC device 
is not in the generate but in the correct mode. The captured word has 
both data and check bits, and while it is written in the CDM, the EDC 
device checks it for errors. If an error occurs, not only the address of 
the word but also the syndrome bits are recorded. 
Following the high speed transmission of data on the capture bus, 
each COMM checks whether errors have been detected in sending or receiv­
ing of data. If errors have not occurred, the COMMs will continue with 
their normal operations. However, if errors are detected, then each COMM 
will first consider those words which belong to the FDM. If the error 
cannot be corrected, then the COMM halts the simulation. If the error is 
correctable, then the word is read from the FDM, corrected, and 
retransmitted on the capture bus. The receiving COMMs capture and store 
the retransmitted word in the CDM, record its address if errors are not 
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detected, and both the address and the syndrome bits if errors are de­
tected. When the transmission of error words from the FDM of all the 
COMMs are over, the next step for each COMM is to check if errors were 
detected on the captured words. Since corrected words of the fanout 
memory have been transmitted, the only other possibility is that the er­
rors occurred on the capture bus. The syndrome bits of each error word 
could be decoded to determine the number of errors detected, and for sin­
gle bit error which of the data or check bit is in error. If an error 
word cannot be corrected, the COMM, which is the source of the word, 
could be requested to send the word again. If uncorrectable errors occur 
again, then the simulation must be stopped and the cause of errors 
identified. 
It is clear that high speed communication on the bus is vital to sys­
tem performance. With the method discussed, the data on the bus will be 
transmitted as fast with EDC as without. An overhead is incurred only if 
errors are detected, and this will happen very seldom. 
In summary, during each time frame the following operations occur in 
order: 
1. Write ones in all the 32 words of the FDM 
2. Receive information from MODEL and store the output signal values 
in the FDM. 
3. When a control word is received from MODEL, communication of fan-
out data can start when all the COMMs are ready. 
4. Start communication when all the COMMs are ready. The communica­
tion starts with COMM (0) word (0) and ends with COMM (255) word 
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(31). During communication, each CQMM sends the output signal 
values of its source devices which have external fanouts and cap­
tures the input signal values of its fanout devices which have 
external sources. 
5. All errors detected during the communication are corrected. If 
errors are uncorrectable, then the simulation is stopped and the 
source of the errors identified. 
6. The active input signal values in the COM are mapped to the fan-
out devices, and information of fanout devices is sent to MODEL. 
Scheduling Unit 
SCHED is responsible for scheduling events on the time wheel, 
retrieving events of the current time frame, and for cancelling previous 
events of the multiple input events. 
The maximum allowable range of the simulation delay is 256. If a 
network consists of a slow microprocessor with a cycle time of 1 us, 
gates with delays in the range of 5 ns to 40 ns, and other devices cover­
ing a whole range of delays, then the real delay of the network may cover 
a range greater than the maximum allowable range. In this case, the 
range of the simulation delay must be increased. However, if the real 
delays, covering from 5 ns to 1 us, are divisible by 5, then the range of 
the simulation delay could be reduced to 200, well within the maximum 
allowable range. The delays of most of the digital devices in the net­
work could be modelled to fall within a range of 256. 
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All the events are scheduled on the time wheel. A lot of work has 
been done in this area (19, 20). Each element of the time wheel rep­
resents a unit of simulation time. As shown in Figure 19, there are N 
elements. All events scheduled for the same time are placed in the same 
element of the time wheel. The time wheel has a range of N units of 
time. An event is scheduled by adding its delay to the current time (K) 
modulus N, i.e., (K + delay) mod N, and scheduling it in the first avail­
able space of the block in the resulting element. Since the current 
element (K) is not available until all the events have been removed, 
therefore all future events must have a delay equal to or less than (N-1) 
to be scheduled. Also, the block in which the event is scheduled must 
have an empty space. 
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Figure 19. Time wheel 
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There are a whole lot of ways of assigning memory to the time wheel. 
One method is to assign the maximum memory ever required. Since the 
maximum allowable range of delays is 256, therefore, there are 257 ele­
ments. On an average, the activity in a network is 2%, but in this meth­
od the maximum activity must be known. Assume a maximum of 'X' active 
devices during a time frame. Since the time wheel contains only source 
devices, about X/2 source devices will be scheduled in one element. 
Here, it has been assumed that a source device has a fanout of 2. This 
is contrary to the previous assumption of an average of 5 fanout devices, 
but a safe number is 2. For each simple device, 4 bits of device type, 
16 bits of ID, and 2 bits for the output signal value are stored. There­
fore, the memory required by an element of the time wheel is (22xX/2) 
bits, and the total memory capacity is (257x22xX/2). If 4% is assumed to 
be the maximum activity in the network, then each element will consist of 
about 29K bits, and the total memory capacity is about 7.5M bits. 
On an average, 2% activity is expected in a network. Therefore, most 
of the time at least half of the space in every element will not be used. 
This method is very wasteful of memory space. Since the memory require­
ments of each element are dynamically changing, a better method is to 
allocate memory upon demand. Also, the number of elements that should be 
assigned to the time wheel depend on the delay characteristics of the 
network. For example, a network may have devices with delays spread out 
over the range of 256 time units. In such a case, optimum memory could 
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be assigned to 257 elements of the time wheel. If more memory is re­
quired by an element, blocks from free space can be allocated. In an­
other example, a network may have devices with delays in a very small 
range, starting from 1 unit. The range of the time wheel is one unit 
more than the range of delays in the network. Free space is used when 
more space is required by an element. In yet another example, the 
devices of the network may have delays in a small range or sets of 
ranges. For example, 90% of the devices may have delays within the 
ranges 20-40, 50-90 units of time whereas the other 10% have delays 
spread out, say at 5, 120, 200 units of time. Two approaches could be 
used in this example. In the first approach, the range of the time wheel 
corresponds to the maximurn delay which is 200 from the example In the 
second approach, the range of the time wheel is equal to a range within 
which most of the devices lie, which is 90 from the example. Events with 
delays greater than 90 are placed in the remote range blocks and their 
time of occurrence noted. The remote range blocks are periodically 
checked, and all events whose time of occurrence falls within the range 
of the time wheel are scheduled on the time wheel. When compared, the 
two approaches have their merits and demerits. The former approach is 
straightforward and will be used. 
In order to determine the amount of memory required by the free 
space, a thorough research on the activity of networks needs to be done. 
However, as a rough estimate, a 2% activity per time frame with a fanout 
of 2 will give 656 source devices. A simple device requires 22 bits on 
the time wheel. If 2% activity is centered around the 16 elements and 
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the rest of the elements contain the same number of devices as the 15 
elements do, then the amount of memory required is about 470K bits. 
Since the range of the time wheel depends on the delay characteris­
tics of the subnetwork, there are two methods of implementing the time 
wheel. In the first method, the range of the time wheel is equal to one 
more than the range of delay in the subnetwork. Microroutines of all 
widely used ranges are stored in the control store of the microprogrammed 
SCHED processor, and the same memory for scheduling events is interpreted 
in different ways, depending on which microroutine is used. Only one 
microroiitine is used during the simulation of the network, and the Host 
computer chooses the appropriate microroutine for each subprocessing unit 
duri ng i ni ti al i zati on. In the second met hod, the r^^^ the time wheel 
is fixed at 257 which is the maximum possible range of delays in a net­
work. This method does not utilize the memory as efficiently as the 
first method, but it requires less microprogramming and relieves the Host 
computer from having to do extra work during initialization. Hence, the 
second method will be used here. 
The SCHED memory, as shown in Figure 20, is divided into seven parts. 
The first part consists of the time wheel with 'N' elements giving the 
maximum simulation delay of 'N-1'. The second part consists of free 
space which is divided into blocks, and the availability of the blocks 
can be checked by interrogating the flags in the third part of the memo­
ry. One flag is assigned to each block in free space. If an element of 
the time wheel requires more memory than has been allocated, then the 
flags are checked, the first available flag is marked "occupied", and its 
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Time Wheel 
Divided into 'N' elements to cover a 
maximum range of 'N-1', 
for delays in the subnetwork. 
Free Space 
Divided into blocks. 
Flags for each block in free space to 
identify between available and 
nonavailable blocks. 
Consists of 2N lists for 'N' elements of 
time wheel. Each list contains the 
blocks assigned to an element. 
64K flags for each device in the 
subnetwork. Flags are used to detect 
multiple input event. 
Memory to locate previous event of 
a multiple input event. 
Figure 20. Arrangement of SCHED memory 
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corresponding block is assigned to the element. The physical location of 
the block can either be calculated from the knowledge of the number of 
the flag and the address in memory from where the free space begins, or a 
fourth part of the memory, which contains the addresses of all the blocks 
in free space, could be used. 
For each element of the time wheel, the fifth part of the memory con­
tains a list of all the blocks that have been assigned to it. There are 
two types of blocks. One type holds the information of those source 
devices that have only internal fanouts, and the other type holds the 
information of those devices that have external fanouts. For each ele­
ment, two lists are provided, one for each type of blocks. Each list is 
divided into four fields. The first field contains the block number of 
the current block that is being used. The second field points to the 
first available bit in the block. Information of an event to be 
scheduled can be stored starting from this bit. The third field contains 
the block numbers of all the blocks that have been completely filled with 
information. The fourth field contains the number of blocks in the third 
field. As the current block is completely filled and more space is re­
quired by the element, the block number from the first field is moved to 
the third field, and the fourth field is incremented by one. The block 
number of the newly acquired block is recorded in the first field, and 
the second field is filled with zeros because the current block has not 
yet been filled with information. When the element becomes the current 
time frame, all the information that it contains is sent to MODEL. The 
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blocks that have been allocated to the element are released to the free 
space by marking their corresponding flags as "available". 
The fifth and the sixth parts of the SCHED memory will be discussed 
later. 
SCHED receives the information of the device to be scheduled from 
MODEL. The information consists of the device ID, device type, and in­
formation on whether the outputs have changed. If the output has 
changed, the extra information for a simple device includes the presence 
of external fanout, delay, and the output signal value. For a single 
delay functional device, in addition to the information received for a 
simple device, the number of outputs and one or more output signal values 
are also included. For a variable delay functional device, the extra 
information includes a number specifying the total number of active out­
puts. Each set of active outputs with the same delay constitutes an 
event, and the information includes the number of outputs, output num­
bers, presence of external fanout, delay, and the signal values of active 
outputs. It should be noted that for single delay functional devices all 
the output signal values are received, whereas for a variable delay func­
tional devices, only the signal values of active outputs are received. 
The 4 bits of device type received by SCHED is just a part of the 12 bits 
of device type stored in MODEL. These 4 bits specify which one of the 
eleven groups the device belongs to. Recall that the eleven groups con­
sist of simple and functional devices. Among functional devices, each of 
the single and variable delay devices are further divided into five 
groups, depending on the number of inputs and outputs. For each event to 
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be scheduled, SCHED receives the device ID and device type, followed by 
the rest of the data of the device. The device type is used as a macro-
instruction to jump to the appropriate routine in its control store. 
This routine then identifies the rest of the data sent by MODEL and also 
where the data ends. The delay is used to find the element in the time 
wheel, and the presence of external fanout is used to schedule the event 
in the appropriate list. For simple devices, the device type, device ID, 
and the output signal value are stored on the time wheel. For single 
delay functional devices, the device type, device ID, number of outputs, 
and the output signal values are stored. In the case of variable delay 
functional devices, for each event the device type, device ID, number of 
actiye outputs, output numbers, and the signal values of outputs are 
stored. This same stored data of the events, except device type, is sent 
to MODEL when the element becomes the current time frame. Data of all 
the events in an element are packed in continuous bits. Looking at the 
data, it is not possible to separate the end of data of one event and the 
start of data of another. For all the events, the first 4 bits consist 
of device type. When information is retrieved from the element and sent 
to MODEL, for each event the device type is used to jump to a routine in 
control store. This routine is then used to send all the stored informa­
tion of the event to MODEL. The 4 bits of device type are primarily used 
to store the data in an efficient manner. 
The problem of multiple input events can be solved by keeping track 
of where on the time wheel the events of the current time frame are 
scheduled. When a multiple event is detected, the previous event of that 
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device is cancelled. The multiple input event is detected by keeping the 
flags of all the 64K simple devices in the sixth part of the SCHED memo­
ry. This part of the memory consists of 64K bits. Before receiving any 
events of the current time frame, the SCHED sets all the flags to 
'unused'. When an event is scheduled on the time wheel, its flag is 
checked. If it is 'unused', then the event is scheduled, and the flag is 
set to 'used'. If the flag is found to be 'used', then a multiple input 
event has occurred. The previous event must be cancelled, and the new 
event scheduled. If the outputs of the new event have not changed, then 
the event is discarded and its previous events cancelled. 
In the case of simple and single delay functional devices, all multi­
ple^ input events of the same device_occupy_a fixed space„ and element -in 
the time wheel. In addition, for single delay functional devices, some 
outputs may have external fanout, whereas others may not, so that a mul­
tiple input event may have external fanout, whereas the previous event 
may not, or vice versa. Recall that each element has two lists — one 
for devices with external fanouts, and the other for devices with only 
internal fanouts. For simple devices, an event is cancelled by simply 
locating the previous event and replacing it by the new multiple input 
event. In the case of single delay functional devices, if the two fan­
outs are the same, then the previous event is located and replaced by the 
new event. If the two fanouts are not the same, then the previous event 
is cancelled, and the new event is scheduled in the first available space 
of the other list in the same element. One extra bit is provided follow­
ing the device ID for all functional devices in the time wheel. When an 
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event is cancelled, this so-called 'cancel bit' is changed from 'active' 
to 'cancel'. In order to locate an event for both the simple and func­
tional devices, the address, consisting of the block number and the first 
bit in the block from where the information of the device is stored, is 
recorded in the seventh part of the SCHED memory. For single delay func­
tional devices, a bit which specifies whether the data are in internal or 
external list is also recorded. 
The variable delay functional devices pose a rather complicated prob­
lem when events are to be cancelled. From the evaluation of such a 
device, one or more than one event could evolve. These sets of events 
are scheduled in various elements of the time wheel. If multiple input 
events occur, then the new set of events may have delays that are dif­
ferent from the previous set of events. Even if the two events have the 
same delay, the number of active outputs may be different, or the two may 
not have the same type of fanouts, so that the new event cannot be re­
placed by the previous event. Therefore, in order to locate the events 
of a variable delay device, the seventh part of the memory should have 
the number of events, and for each event, the delay, presence of external 
fanout, and the address of the first bit in a block of the time wheel 
from where the information is stored. If the two events (multiple input 
event and its previous event) occupy the same amount of space in the same 
fanout list, then the previous event is replaced by the new event. 
Otherwise, the previous event is cancelled by changing the cancel bit 
from 'active' to 'cancel' and scheduling the new event. All cancelled 
events will, of course, leave dead spaces in the time wheel. 
77 
An estimate of the amount of memory required by the seventh part of 
the SCHED memory should include for each of the 64K simple devices about 
20 bits for the block number and the bit in the block from where the data 
of the device are stored. The total memory required by this part is 
about 1.3M bits. The 20 bits of each of the 64K devices are stored in a 
fixed space of the memory, and the data can be retrieved once the device 
ID is known. There are other methods that could reduce the amount of 
memory, but only at the expense of processor time. 
Figure 21 shows the kind of information of a device stored on the 
time wheel. 
In the beginning of the current time frame before any event is 
scheduled on the time wheel, the 64K flags, used to detect the multiple 
input events, must be set to 'unused'. To schedule an event, the follow­
ing operations are performed: 
1. Receive the ID and the type of the device from MODEL. Use the 
type field to jump to the microroutine of the device in the con­
trol store of the SCHED processor. 
2. Identify and collect the rest of the data of the event from 
MODEL. 
3. From the ID, detect if multiple input event has occurred. 
4. (a) If multiple input event has not occurred, then using the 
data which contain the delay and the presence of external 
fanout, schedule the event on the time wheel. In the case 
of functional devices, introduce a 'cancel bit', mark it 
active, and place it with the rest of the scheduled data. 
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Type ID Output signal value 
(a) Simple Device 
Cancel 
Type bit ID Number of outputs 
Output signal value Output signal value 
of the first output of the last output 
(b) Single delay functional device 
Cancel Number Output number Output number 
Type bit ID of of the first .  . 
Outputs active output active output 
Output signal value Output signal value 
of the first of the last 
active output active output 
(c) Variable delay functional device 
Figure 21. Information of a device stored on the time wheel 
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Also record the appropriate information so that the previous 
events of the future multiple input event can be located, 
(b) If multiple input event is detected, then cancel the pre­
vious event and schedule the new event. 
In the case of multiple input devices, the information from MODEL may 
include more than one event for a device. When a control word is 
received from MODEL, it marks the end of all events to be scheduled in 
the current time frame. The current time frame is advanced to the next 
element of the time wheel, and events stored in the element are sent to 
MODEL. First the events with external fanout are sent, followed by 
events with only internal fanout. A control word is sent after all the 
events in the element have been sent to MODEL. This control word marks 
the end of all events to be simulated in the current time frame. 
The following operations are performed to retrieve the data of an 
event from the current element of the time wheel and send it to MODEL: 
1. Use the type field to jump to a microroutine in the control store 
of the SCHED processor. 
2. For simple devices, send the rest of the data. For functional 
devices, first check the "cancel bit '. If it is equal to 'can­
cel', then the event is not sent. If it is equal to 'active', 
then the rest of the data are sent to MODEL. 
In the beginning of each time frame, all the 64K flags that are used 
to identify multiple input events must be set to 'unused' before any 
event can be scheduled. The time required to complete this operation 
would depend on how many memory locations are written. If the memory 
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containing the flags is arranged as a 256 x 256 bits memory, and assuming 
the time required to write into the memory is about 150 ns, then the time 
required to write into the 256 locations is about 38.4 us. This memory 
could be separated from the rest of the SCHED memory, and the DMA Address 
Generator (AM 2940) could be used to perform the above operation while 
the processor is sending events of the current time frame to MODEL. 
Finally, an example will be considered in which a network has simula­
tion delay in the range of 256. Assume that the SCHED memory has 128 
data bits and 16 check bits in a word, and the EDC unit consisting of 
AM 2960s is used in the check-only configuration. It is assumed that the 
256 X 256 bit memory consisting of flags which are used to detect multi­
ple input events is separated from the rest of SCHED memory The 1.3M 
bits of data memory required to locate the previous events of the multi­
ple input events is arranged as lOK x 128 bits. The rest of the data in 
the SCHED memory is arranged as 6K x 128. The total memory required by 
SCHED is 16K x 144 bits. The time wheel consists of 257 elements, and 
the memory allocated to the elements consists of blocks. There are two 
types of blocks. The first type holds the data of those source devices 
that have only internal fanouts. The second type holds the data of those 
source devices that have external fanouts. In the time wheel memory, 
each element has four locations or block (0) for events with only inter­
nal fanouts and one location or block (0) for events with external fan­
outs. Since a subnetwork consists of a maximum of 4K source devices with 
external fanouts, therefore the ratio of source devices with only inter­
nal fanouts to external fanouts is 15:1. The number of locations that 
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will be assigned to each type of blocks will be in this ratio. The free 
space consists of 254 blocks divided into 127 blocks of each type. Each 
internal fanout block consists of 32 locations, and each external fanout 
block consists of 2 locations. Each type of block in free space is num­
bered from 1 through 127. In the free space, the first 4064 locations 
are occupied by 127 type 1 blocks, and the next 254 locations are occu­
pied by 127 type 2 blocks. Two locations are assigned to that part of 
the memory which contains flags for each block in the free space. The 
flags are used to determine the availability of the block in free space. 
From the two locations assigned, the first location has 127 flags for 
type 1 blocks, and the second location has 127 flags for type 2 blocks. 
The next part of the memory keeps track of all the blocks that have 
been assigned to each element. It contains two locations for each of the 
257 elements. The first location keeps track of the type 1 blocks, and 
the second location keeps track of the type 2 blocks. Each location is 
divided into four fields. The first field of 7 bits contains the current 
block number that has been allocated to the element, and the second field 
of 12 bits points to the first available bit in the current block. The 
third field of 105 bits contains the block numbers of up to 15 blocks 
assigned to the element. Block (0), which is assigned to each element of 
the time wheel, is not included. The fourth field of 4 bits contains the 
number of blocks in the third field. A maximum of 16 blocks of each type 
can be assigned to each element, which corresponds to a maximum activity 
of about 9% in the subnetwork. It should be noted that the addresses of 
the blocks are not stored in the SCHED memory because these addresses can 
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be formed very easily. The block number can be multiplied by 32 to give 
an offset from the starting address from where the blocks are stored. 
The starting address, stored in the control store of the SCHED processor, 
can be added to the offset to form the starting address of the block in 
question. 
For each device, there is a 19 or 20 bit space packed together in 
that part of a 1.3M bit memory which is responsible for locating the pre­
vious events of the multiple inputs events. Recall that when an event is 
scheduled, the 20 bit space is loaded with the address of the first bit 
from where the event is stored. Also, when a multiple input event is 
detected, the address stored is used to locate the previous event. If 
an AM 29116 is used as the SCHED processor, then the operations involved 
in finding the 20 bit space for a given device ID will be very time con­
suming because the microprocessor does not execute multiplication and 
division operations. A way to get around this problem is to have a sepa­
rate 64K X 20 bit memory with its own EDC unit. Then, the device ID can 
be used as an address of the memory to get to the 20 bit space. Note 
that functional devices occupy more than one location of MODEL memory. 
Therefore, they are assigned an equivalent amount of space in this memory 
al so. 
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Diagnostic/WCS Controller and Host Computer Interface Unit 
This unit acts as an interface between the Host computer and the rest 
of the sub PU. It communicates with the Host computer via a standard 
bus, and the choice of interface hardware depends on the bus used. Among 
the standard 32 bit buses. Multibus II and the VME bus are expected to 
dominate the market. Data rates in these buses are expected to exceed 40 
megabytes/sec. Multibus II uses a synchronous timing scheme, whereas VME 
bus runs asynchronously. IEEE's Futurebus purports to be processor-
independent and is attractive for special purpose processors. It pro­
vides means for the transfer of information between up to 32 logical 
modules working over a single backplane. 
there are two methods of connecting the sub PUs to the Host compter 
via a standard bus. In both the methods, the bus is used for communica­
tion between the sub PUs and the Host computer. This bus is not used for 
communication between sub PUs. In the first method, the 256 sub PUs are 
connected to the Host computer via a shared bus. Before sending data to 
the Host computer, the sub PU must first be granted the bus. Simulation 
results for a time frame or control signals are then sent to the Host. 
Through the bus, the Host can load the memories of the sub PUs with 
simulation data, send control signals and data to start simulation, write 
into the WCS of EVAL, or start diagnostics. Another method of communica­
tion between the Host and the sub PUs is to connect all the 256 sub PUs 
through twisted pair wires to a Bus Controller and a Control Processor. 
The Control Processor is connected to the Host via a standard bus. All 
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communication between the Host and the sub PUs is done through the con­
trol processor. 
The key to high speed simulation lies in the partitioning of a net­
work into subnetworks. The partitioning must be done by the Host com­
puter in the most optimal manner. Each subnetwork of (64K-1) simple 
devices should have no more than 4080 simple source devices with external 
fanouts. This number corresponds to about 1/16 of the total devices. 
Figure 22 shows a network partitioned into subnetworks. Due to the na­
ture of the partitioning, most of the source devices have external fan­
outs in the neighboring subnetworks. Along the breadth of the subnet­
work, only the source devices at the two extremes will have external fan­
outs; others will have only internal fanouts. If a lKx64 subnetwork is 
considered with two devices at each extreme contributing to external fan­
outs, then a total of 4K devices have external fanouts. With this sce­
nario, all subnetworks which have a breadth greater than 64 can be used. 
If one device at each extreme contributes to external fanouts, then the 
subnetwork could be arranged as 2Kx32, and all subnetworks that have a 
breadth greater than 32 could be used, that is, lKx64, 512x128, etc. It 
should be mentioned that in practice a subnetwork may not have devices 
arranged in a nice rectangular manner, but the main idea is to have not 
more than 4080 simple source devices with external fanouts in a 
subnetwork. 
For each sub PU, the Host computer must also assign a 13 bit address 
of the FDM in COMM to each source device which has external fanouts. 
This information of each source device, along with its model, must be 
( 
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loaded in the MODEL memory. The information required to capture the data 
of external source devices, and the mapping of captured data to fanout 
devices, must be loaded in the COMM memory. 
In a subnetwork, if the source device is simple, then its first 
internal fanout device can be assigned any 16 bit ID, but the IDs of 
other internal fanout devices must be within 32 IDs of the first fanout 
device. If the source device is functional, then its first internal fan-
out device can be assigned a 15 bit ID, but the IDs of other internal 
fanout devices must be within 256 IDs of the first fanout device. The 
IDs of fanout devices, which have external sources, will be automatically 
assigned because these devices have at least one internal source. This 
method of assigning IDs will save some memory in the MODEL of sub PU as 
compared to assigning arbitrary 16 bit IDs to each device, but it will 
also put some extra work on the Host computer. 
The Host computer should also keep track of the real delays associ­
ated with each device in the network. These delays should be converted 
to simulation delays before the models of the devices are loaded into the 
sub PUs. This step puts extra work on the Host, but the performance of 
the PU will be increased. If the real delays are within 256 units of 
time, then this step could be skipped. 
The Host computer should also program the sub PUs for the number of 
signal values to be used by the network, and the memories of COMM and 
MODEL in each sub PU must be loaded with the simulation data. All the 
data to program or load the memories of the sub PU are sent to the HOST 
INTERFACE and sent on through the FIFO buffers to MODEL, and then to 
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other units. After system reset, control is transferred to location zero 
of the control store in each unit. Microprograms could be written start­
ing from location zero so that the units could be programmed and their 
memory loaded with simulation data. 
The amount of memory allocated to each unit was calculated by taking 
only simple devices into consideration. MODEL memory has (54K-1) words 
for (64K-1) simple devices. Functional devices are equivalent to tens 
and hundreds of simple devices. Since they require more memory, there­
fore, fewer functional devices can be represented by (64K-1) words of 
MODEL memory, and more memory is available to each functional device in 
all the units, as compared to simple devices. 
HOST interface is connected to MODEL through FIFO buffers. The 
amount of data received from MODEL during simulation depends on how much 
data have been requested by the user through the 'command for the device' 
field in MODEL memory. Data words between time frames are separated by 
control words. The data word following the control word consists of the 
number of the time frame to which the following data belongs. If an 
uncorrectable error is detected during simulation, then MODEL sends two 
consecutive control words. Simulation is stopped by sending an error 
message to the Host, and proper action is taken. 
HOST INTERFACE also consists of Diagnostics/WCS Controller, and the 
same processor can be used to transfer data between MODEL and the Host 
computer and also for Diagnostic/WCS purposes. During Normal mode, the 
unit either receives data from the Host and transfers it to MODEL or vice 
versa. During the WCS mode, the unit receives data from the Host and 
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loads it serially into the WCS of EVAL. During Diagnostic mode, the unit 
tests the hardware of the other four units in the sub PU. At any time, 
only one mode is used. Therefore, the hardware of the unit can be shared 
among the three modes of operation. 
The rest of the discussion deals with Diagnostics/WCS. 
Testing of digital hardware has always been costly and time consum­
ing. These problems can be reduced by building diagnostics hardware into 
the system and testing it via computer-aided environment. A Diagnostics 
controller could be used to load the test vectors into the system, unload 
the test results, and compare it to the expected results (result vectors) 
in order to pin-point hardware related failures in the system. From the 
cost viewpoint, the additional hardware required for diagnostics must be 
minimized. 
Each of the sub PUs has a Diagnostic/WCS controller to test the hard­
ware of the four units (MODEL, EVAL, COMM, SCHED) and to write into the 
WCS of EVAL. EVAL contains the evaluation microroutines of all widely 
used devices in the PROM of the control store. The Host computer can 
load the evaluation microroutine of a new device in the WCS through the 
WCS controller. A typical configuration of any unit is shown in Figure 
23. The data, address, status, and control registers are replaced by the 
Diagnostics/WCS pipeline registers (see Appendix B for data sheets of 
AM 29818). The 29818 consists of two registers. During diagnostics, 
serial shadow register is an image of the output register. During normal 
operation, the output register is used, but during diagnostics, the test 
vector is first shifted in the shadow register before it is finally 
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loaded into the output register. The use of two registers overcomes the 
inherent drawbacks in the LSSD where data are shifted directly into the 
output register, and the unit goes through state changes while the shift­
ing is going on. Since diagnostics are done infrequently, it is costly 
to provide additional chips, data and control lines just for testing. 
Therefore, data are shifted in and out serially through the unit as shown 
in Figure 24. After the diagnostic data have been shifted in, the unit 
will run with the diagnostic data as though it is in normal operation. 
After a specified number of microcycles, the test result is shifted out 
and analyzed. The PCLK of the registers is indirectly controlled by the 
controller through the WAITREQ and READY inputs of the Clock Generator 
(see Appejidix B -^r data sheets of 2925). When WAITREQ is activated 
by the Diagnostics controller, the AM 2925 enters a wait state, and all 
the clocks to the unit. Including the PCLK, are disabled. The activation 
of the READY signal enables all the clocks. Through the control of these 
two signals, the Diagnostics/WCS controller can output a specified number 
of microcycles to the unit. Also, the activity of a unit can be syn­
chronized with that of the Controller. During the normal mode, i.e., 
when Diagnostics/WCS Controller is not operating, the 2925 runs freely, 
and its microcycle length is controlled by Lg.i inputs which are provided 
by the Lg.i field in the microinstruction of the unit. 
As shown in Figure 23, 29818s are used for pipeline registers which 
contain the current microinstruction. Besides executing microoperations, 
some of the bits in the microinstruction are used to form the next micro­
instruction. By breaking this feedback path, the sequential circuit is 
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converted into a combinational circuit, and all the tests developed for 
combinational circuits can be used here. Also, this part of the proces­
sor controls the hardware in the rest of the unit, and this is the place 
from where tests must be performed. The following sequence of steps is 
performed during diagnostics: 
1. The test vector is shifted serially into the shadow registers 
through the SOI input and clocked by the DCLK. Mode is LOW, and 
PCLK is disabled. 
2. After the full test vector has been shifted, the MODE is switched 
to HIGH, DCLK is disabled, and PCLK is enabled. This loads the 
contents of the shadow register into the output register, thus 
allowing the internal state of the system to be_set_tO--a^ desired_ 
state. 
3. The test result is set up at the inputs of the 29818s. It is 
clocked into the output registers by switching the Mode to LOW, 
enabling the PCLK and disabling the DCLK. The test result could 
be formed as a result of executing one or more microinstructions. 
The first microinstruction is, of course, provided by the test 
vector, and the other microinstructions are produced by the con­
trol store. 
4. The test result is loaded into the shadow register by enabling 
the DCLK, disabling the PCLK, and switching the MODE to HIGH with 
SDI as LOW. 
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5. With Mode switched to LOW, DCLK enabled, PCLK disabled, the test 
result is shifted out serially through SDO and analyzed while 
another test vector is shifted in through SDI. 
Besides diagnostics, the Diagnostics/WCS controller is also used to 
load microroutines of new devices from the Host computer into the WCS of 
EVAL. Normally, a microroutine will be written into continuous locations 
of the control store. The Microprogram Controller (see Appendix B for 
data sheets on AM 2910-1) is used to provide the address of the WCS loca­
tion and increment the address for each subsequent write operation. In 
addition to the signals for diagnostics, two signals are required to 
individually control the microrprogram controller and the output reg-
isters of 29818s, and one WE signal is required to write into the WCS. 
Figure 25 shows the connections required for the additional signals. The 
'2910-1 CLOCK CONTROL' signal is used by the WCS Controller to control 
the clock (CP) of the 2910-1. When the signal is HIGH, CP is disabled, 
and the 2910-1 holds its data. When the signal is LOW and the 2925 is 
not in the wait state, the 2910-1 is used to produce a new address for 
the control store. Similarly, the '29818 PCLK CONTROL' signal is used by 
the WCS Controller to control the PCLK of the diagnostic registers. One 
method to load the WCS is shown below: 
1. Before data can be written, the 2910-1 is initialized to output 
the desired address of the location in the control store. The 12 
bit address and an instruction for the controller is shifted 
serially, at a high speed, into the shadow register. The CJP 
instruction is made unconditional by making CCEN = 1. The 12-bit 
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address is stored in the field, and the 4 bit instruction 
in the Ig.g field of the microinstruction. The length of the 
microcycle used during the write operation is selected through 
the L3_i field in the microinstruction. During this operation, 
PCLK and DCLK are enabled, MODE is LOW, and CP is disabled. As 
data are shifted into the shadow register, they are also loaded 
into the output register. 
2 .  The microinstruction to be written into the control store is 
shifting serially through the SDI input. MODE is LOW, DCLK is 
enabled, and PCLK and CP are disabled. 
3. Now the data for the WCS are provided by the shadow registers, 
and the data for the 2910-1 to produce the desired address are 
provided by the output registers. Data are written into the WCS 
by switching the MODE to HIGH, SDI to HIGH, WE to LOW, disabling 
the PCLK, and enabling the DCLK and the CP. WE is HIGH at all 
times, except during the cycle when data are written into the 
WCS. WE should go LOW after the address of the WCS has been 
stable. The CJP instruction with CCEN=1 forces the 2910-1 to 
output the data in the Dii_o field of the microinstruction as the 
address of the WCS. 
4. A new instruction, CONT, for 2910-1 is shifted in the Ig.g micro­
instruction field of the shadow register and loaded into the 
output register. MODE is LOW, WE is HIGH, PCLK and DCLK are 
enabled, and CP is disabled. 
5. Same as (2). 
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6. Same as (3) except the 'CONT' instruction forces the 2910-1 to 
produce the next address as the increment of the previous 
address. 
Steps (5) and (6) are repeated as long as data are written in con­
tinuous locations of the WCS. The reason for controlling the PCLK 
through the WCS controller should now be clear. The PCLK must be dis­
abled in step (6) to hold the 'CONT' instruction in Ig.g microinstruction 
field of the output register. Steps (1) and (2) are used if data are not 
written in continuous locations. 
A thorough discussion of Diagnostics/WCS circuitry is given in 
Appendix A. 
- In normal operation, _the_Diagnostic/WCS controller inactivates the 
diagnostics/WCS feature by setting the MODE to LOW, WE to LOW, disabling 
the DCLK, having the 2925 free run by setting both WAITREQ and READY 
HIGH, and enabling the CP and the PCLK of 2910-1 and 29818s, 
respectively. 
So far, the discussion has been centered around performing diagnos­
tics in a unit. The same Diagnostics Controller can be used to perform 
diagnostics in all the four units, one at a time, as shown in Figure 26. 
One unit can be chosen for diagnostics, while the other three units are 
placed in the wait state. FIFO buffers can be diagnosed by sending data 
from one unit, receiving the same data from another unit, and comparing 
it with the expected data. Since diagnostics is done only within a sub-
processing unit, the capture bus cannot be diagnosed. However, the EDC 
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capability provided for the bus is sufficient to detect any hardware 
failure. 
Finally, a question could be raised for providing diagnostics within 
the units by expanding the control store to accommodate the diagnostic 
words. If this method is implemented, the Diagnostics Controller is not 
required. However, this method has several disadvantages. It does not 
provide enough support for the two key parameters in diagnostics — con­
trollability and observability. As a result of an error, there may be an 
illegal jump, and the address of the next microinstruction is unpredict­
able. There may be components in the unit that need to be tested with 
input data besides the microcode. This method provides diagnostic data 
oily for the microinstruction. Because of such obvious problems, this 
method has not been used. 
In the method proposed, for diagnostics, the four units are tested by 
the Diagnostics Controller upon receiving a command from the Host com­
puter. However, if there is hardware-related failure in the Controller, 
no such direct methods of testing are available. Testing must be done 
externally if errors are detected. The Controller and the interface for 
the Host must be designed with diagnostics hardware, and inputs and out­
puts for diagnostic purposes must be available on the board. These in­
puts and outputs can then be used to test this unit in a simple, sys­
tematic and quick manner. 
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CONCLUSION 
In this dissertation, an architecture of a hardware logic simulator 
has been presented. Event driven simulation with arbitrary delays and 
signal values for both simple and functional devices have been described. 
High speed is achieved through several ways. First, the network is par­
titioned into subnetworks, and all sub PUs simulate their subnetworks 
concurrently. Second, the PU is programmed for certain characteristics 
of the network. This results in an increase in throughput due to a more 
efficient use of system resources. Third, high speed within the sub PU 
is achieved by assigning different portions of the simulation algorithm 
to specialized units in a microprogrammed environment, restricting com­
mun ication-amon g units through FIFO buffers, and by simulating devices in 
a pipelined fashion. Fourth, the communication of external data within 
sub PUs is done in parallel with the simulation of devices. Fifth, by 
using two buses, intermediate simulation results could be sent to the 
host computer in parallel with the simulation of devices through the cap­
ture bus. 
Commercially available inexpensive microprogrammable microprocessors 
and other standard hardware are used to design the PU. Any future tech­
nological developments can be accommodated by a change in microcode. 
The highest speed possible, if 256 sub PUs are used, is 128 million 
simple evaluations/second. Software-based simulators have an average 
speed of 20,000 evaluations/second. The highest speed, among software 
100 
simulators, of 90,200 simple evaluations/second has been reportedly 
achieved by a CDC Cyber 176 through vector processing. 
As technology grows, the CAD tools of today become obsolete. The 
simulator presented has been developed with the future in mind. With 256 
sub PUs, the PU is capable of simulating 16.77 million gates. According 
to Moore's Law, there will be 10 million components/chip by 1990. More 
sub PUs can be added to increase the capacity of the PU by modifying the 
firmware in COMM of each sub PU to accommodate this change. There is a 
limit to adding sub PUs after which the throughput decreases drastically. 
Beyond this limit, the capture bus must be made wider, and the hardware 
and firmware of COMM will need to be changed. Other units are not af­
fected The traffic on the -Standard-bus duning simul ation Js-^controll ed ^  
by the demands of the user. 
Methods have been developed so that all similar devices (see Table 1 
for different categories for devices) are simulated in a constant time. 
During a time frame, the communication of external data via the capture 
bus is done in a constant time regardless of the amount of data. 
Scheduling of a similar device is done in a constant time. As the number 
of devices to be scheduled in a time frame increases, the scheduling time 
increases linearly. The same is true for the other units. Therefore, as 
the number of devices is increased in the subnetwork, the time required 
to simulate increases only linearly. 
The time wheel has enough elements such that a device with any delay 
(within a range of 256 units of time) can be scheduled. The memory space 
for the time wheel is divided into a fixed space and a free space. A 
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small amount of fixed space is assigned to each element. If more memory 
is required by the element, blocks from free space are allocated. This 
is a natural way of organizing memory for elements whose demands are 
changing dynamically. 
A distinction is made between real delays and simulation delays to 
compress the range of delays in the network. This ensures that active 
devices will be found for each time frame, thus improving the performance 
of the PU. Digital devices have been divided into various categories to 
optimize the system resources. 
Methods have been developed so that conmunication on the capture bus 
is done at the highest speed possible. There is no communication among 
sub PUs, and only external data ar^ sent and received for the current 
frame. No other kind of information is sent, except that required to 
start the transfer of data, and the overhead incurred if errors are 
detected. 
The reliability of the PU is increased by performing diagnostics at 
the sub PU level in a computer aided environment and by providing EDC 
capability for buses and memories. EDC operations are made transparent 
by performing them in parallel with other operations. There are provi­
sions for loading the WCS of EVAL in each sub PU, with evaluation pro­
grams of new devices, through the host computer. 
Memory is used efficiently by packing together the data. The model 
of a device is packed together in MODEL. All data of fanout devices in 
COMM are packed together, and the data of all devices for the same time 
frame are packed together in SCHED. Transfer of data, through FIFO buf-
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fers, is packed together for each device. Besides saving memory, this 
method also reduces memory accesses, at the cost of processor time re­
quired to manipulate data in order to separate different information 
packed together. 
AM 29116 microprocessor is used because of its excellent field 
insertion/extraction, bit manipulation power, and high speed. These are 
the kinds of operations most required during simulation. Also, during 
simulation, a lot of data are being moved among the processor, memory, 
and FIFOs. The specialized design of each unit could be optimized for 
data movement. A lot of data are packed together and stored in memory. 
In order to retrieve a portion of this data, its address must be first 
formed. Multiplication and division operations are useful in forming the 
address. Since AM 29116 does not provide these two operations, it can be 
combined with AM 29516 (16x16 bit parallel multiplier) which performs 
16x16 bit multiplication within 65 ns as the worst case. 
For a long time, breadboards and software simulators have been used 
for design verification. As the complexity of ICs increases, these meth­
ods become time consuming. Only recently has research begun to manufac­
ture hardware accelerators for simulation. For future work, the whole 
area of hardware simulators is open. A comprehensive study on the 
characteristics of networks needs to be done. Usually, networks have 
devices from one technology; that is, TTL, CMOS, or ECL etc. The network 
with devices from different technologies would have very different 
characteristics. It is important to know how devices in the network are 
arranged typically, relationship between the length and breadth of the 
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network, and fanouts of devices. A study on the percentage of source 
devices with external fanouts produced through partitioning, and how the 
percentage changes as the number of devices in the network changes, is 
required. Also, a study on the percentage of activity in the network, 
and how this activity changes as the number of devices in the network 
changes and as simulation progresses, is required. In a study reported 
by Y. M. Levendel et al. (10), an average of 2% activity per time frame 
was observed during the simulation of a 4000 gate network. The key to 
high speed simulation lies in partitioning the network in an optimal man­
ner. An algorithm for partitioning needs to be designed. 
Design verification has been discussed for the architecture present­
ed. A St udy CO ul d be do ne to extend simul ^ i on. The s ijnu^^ 
tor can be designed, built and tested by an industry or a university 
which has a lot of resources, both in terms of engineers and equipment. 
Each unit in the sub PU should be designed to execute operations on a 
simple device within 2 us; that is, the time required by EVAL to evaluate 
a simple device. For functional devices, each unit will take a propor­
tionally longer time. Each unit can be built and tested independently. 
In order to test the capture bus, copies of COMM must be made. For the 
HOST INTERFACE, the hardware required to interface to the Host Computer 
would depend on the standard bus used. Depending on the needs of the 
installation, identical copies of sub PUs should be made and the sub PU 
tested in the normal, WCS, and diagnostic mode. 
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AMD has announced its new 32 bit family of microprogrammable chips 
^ which will be out in the market by August 1985. The simulator can be 
built with the 16 bit chips described in the dissertation, or the new 
bit family can be used. 
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APPENDIX A: PROPOSED IMPLEMENTATION OF THE EVALUATION UNIT 
EVAL has been designed with standard, commercially available, chips. 
The data sheets of all the chips used in the design have been included in 
Appendix B, and the data books used are listed in the bibliography (15, 
17, 18, 21, 22, 23). The implementation has been divided into three sec­
tions. Section 1 describes the hardware of EVAL. Section 2 describes 
the microinstruction, and Section 3 describes the microprograms of the 
device to be evaluated. 
Hardware 
EVALhas three modes — Normal Mode (NM), Diagnostics Mode (DM), and 
WCS Mode (WCSM). During NM, the unit is evaluating devices. During DM, 
the Diagnostics Controller is used to pin-point hardware related 
failures, and during WCSM the WCS Controller is used to load the control 
store with device microprograms from the host computer. 
Normal mode 
Figure 27 shows the block diagram of EVAL in NM. The microprogram 
controller (2910-1) produces the address of the next microinstruction 
while the current microinstruction in the pipeline register is being exe­
cuted. Data from MODEL are read from the Read FIFO, evaluated, and the 
results are written into the Write FIFO to be used by MODEL. The exter­
nal RAM is used when the device data and intermediate results require 
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more memory than is present in the internal RAM of the microprocessor (AM 
29116). 
In describing the hardware of this unit, first the hardware required 
to design each block in Figure 27 is described. Finally, these blocks 
are connected together to form the EVAL. The chips required to design a 
54x16 bit high speed FIFO are shown in Figure 28, and the design for the 
256x16 bit RAM is shown in Figure 29. The function table for reading the 
RAM, writing into the RAM, and loading the address into address counters 
is shown in Table 7. 
The total microaddress space available when AM 2910-1 is used is 4K. 
The amount of PROM and RAM required depends on the application. In this 
design, 2IC of PROM and 2K of RAM is used arbitrarily, but the access time 
of the control store must not be greater than 35 ns. The evaluation pro­
grams of heavily used simple and functional devices are built into the 
PROM. Those functional devices that have not been used before, or are 
seldom used, have their evaluation programs loaded by the host. The 
design of the control store is shown in Figure 30. Seven AM 27S191A 
PROMs and twenty-eight AM 2149 RAMs are used to design a 4Kx56 bit con­
trol store. PROMs occupy the lower 2K of microaddress space because the 
reset routine starts at zero, and the WCS occupies the upper 2K. 
The design of EVAL is shown in Figure 31. In designing this unit, 
the primary aim is to build a very high speed processor which is also 
very flexible to microprogram. The Clock Generator and Microcycle Con­
troller (AM 2925), connected to a 46 MHz oscillator, provides cycle time 
of 21.74 ns at Fq. Clock outputs with cycle times of 108.7 ns, 130 ns. 
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Table 7. Function table for external Ram 
(a) Function table for reading the external RAM 
RD SIRD Function 
0 0 Read from RAM and decrement address in Read Counter 
0 1 Read from RAM and increment address in Read Counter 
1 0 No operation. Yig.Q at high impedance 
1 1 Load address in Read Counter from Yy.g. 
Yi5_o at high impedance 
( b )  F u n c t i o n  t a b l e  f o r  w r i t i n g  i n t o  e x t e r n a l  R A M  
WR SIWR Function (Yi5-0 high impedance) 
0 0 Write into RAM and decrement address in Write Counter 
0 1 Write into RAM and increment address in Write Counter 
1 0 No operation 
1 1 Load address into Write Counter from Y^g.g 
Figure 30. Control store 
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152 ns, and 174 ns, are used. The reason for using such an oscillator 
will be apparent later in this section. The pipeline registers (AM 
29818s) are used to hold the current microinstruction while the next 
microinstruction is being produced at the control store. Upon system 
reset, the pipeline register, which contains the Ig.g (2910-1) field in 
the microword, is tristated and four zeros are forced into the Ig-o input 
of 2910-1. This represents a jump to zero (JZ) instruction which selects 
location zero in the control store as the starting of the reset routine. 
The System Reset resets the Read FIFO, the Write FIFO, and forces the 
clock outputs to free run by activating the INT input of AM 2925. The 
LOW pulse width of the RESET must be between 183 us and 243 us, as shown 
in the timing diagram of Figure 32. 
The Evaluation unit contains eight status flags. The RR (Read FIFO 
Ready) flag is active when the Read FIFO is ready with the data. Simi­
larly, the WR flag (Write FIFO Ready) is active when the Write FIFO is 
ready to accept data. These two signals are connected directly to the 
Condition Code Multiplexer (74AS151) because they may change in the 
beginning of the next cycle if the FIFOs are read or written in the pre­
vious cycle. All the eight status flags are clocked into the Status Reg­
ister (Am 29818) at the end of C3, but only the five status flags of the 
microprocessor (29116) are connected from the status register to the Con­
dition Code Multiplexer. The other three flags (RR, WR, FULL) are 
clocked merely for diagnostic purposes because the status register is 
used as a diagnostic register in DM. 
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182.5 ns 
RESET 1 
INT (2925) 
Fq (2925) 
(a) 33ns ^ 
Jli 
,8.5 ns 
—W (b) 
K ^ 65 ns 
C3 (2925) 
41.5 ns (c) (g) 
. ^/e) 50 ns. (f) 35 ns 8 ns 
S.tlis 
r r  411 ns> (h)< 
(a) INT to set up time is 33 ns min. 
(b) F to C_ offset is 8.5 ns max. 
(c) Within 41.5 ns, the output of that pipeline register which contains 
the D-,,_q  field is tristated, all zeros are available at I_ _ f ,  input 
of 2916-1 and L-, L,, L, inputs at 2925 are equal to 111. C_ will 
be 130 ns. ^ ^ 1 •:! 
(d) Max. delay from to CP is 5.5 ns. 
(e) Max. delay from I^g to at 2910-1 is 50 ns. Microaddress is 
zero • 
(f) Control Store access time is 35 ns max. 
(g) Pipeline Register (29818s) setup time before C^ is 8 ns. 
(h) Hold time for L-, Lg, L, input of 2925 is 11 ns max. The cycle 
time of the microinstruction at location zero is forced to be 
130 ns. The RESET could remain active 70 us after the next C, .  
So range of LOW pulse width of RESET is between 183 ns to 243 ns. 
Figure 32. Timing diagram of RESET 
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For every device, the first word sent by MODEL is the device ID, fol­
lowed by, along with other information, a 12 bit macro instruction or 
microaddress which points to the starting location of devices microrou­
tine. When the macro instruction is to be read from the Read FIFO, the 
Ig-O (2910-1) field of the microword should contain the JMAP instruction 
which enables the Tristate buffers (74AS244), disables the pipeline reg­
ister containing the Dii_o (2910-1) field in the microword, and the 
macroinstruction is sent to Dii_o inputs of the 2910-1 as the next micro-
address. The MAP, PL, and VECT outputs from 2910-1 are not used, so that 
the speed of EVAL is increased tremendously. To accommodate for Diagnos-
tics/WCS hardware, the clock output, C3, from 2925 is delayed before it 
is the CP input of 2910-l and the CLK input 0f 2^^^ s del ay pro-
duces certain timing problems, and a similar gate is used to produce an 
equal delay at the CP input of 29116. Within one clock cycle, different 
source and destination addresses for the microprocessor registers can be 
specified by multiplexing Ii ' ' ,  li '  and Iq' '» Iq' fields in the microword 
before producing it to the Ij, Iq inputs of 29116, as shown in the timing 
diagram of Figure 33. The bidirectional T4_i pins of the 29116 can be 
used in two ways. When used as an output, the OEy (29116) from the 
microword enables the T^.i output on the 29116 but disables the Tg.i 
field in the microword. In this way, the four status flags from the 
29116 are clocked into the status register at the end of the cycle. When 
used as an input, the OEj (29116) from the microword disables the T^.i 
output of 29116. The data from the T4_i field of the microword is en­
abled and used to select one of twelve conditions while simultaneously 
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the ALU is executing an instruction. The result of the selected condi­
tion is produced at the CT output and clocked in the status register at 
the end of the cycle, as shown in the timing diagram of Figure 34. Since 
T4_i is used as input, these values will be clocked in the status reg­
ister instead of C, N, Z, OVR from the 29116. In this case, the SRE bit 
in the microword must be high, so that the internal status register of 
29116 clocks the status of the ALU because it is not available to the 
external status register. Immediate data from the Ii5_o fields of the 
microinstruction can be sent to 29115 in two cycles, as shown in Figure 
35. During the first cycle, the 29116 captures the instruction and exe­
cutes the captured instruction in the second cycle when the Ii5_o (29116) 
field in the microword contains the data. Also, during the first half of 
the first cycle, the IEN must be LOW. 
When writing to the peripherals, the 29116 does not hold the data 
after the end of the microcycle, which is a low to high transition of the 
clock (CP). Hence, all the data from 29116 should not only be written 
before this transition but should also satisfy the setup and hold times 
of these peripherals. Timing diagrams for writing and reading from ex­
ternal RAM and FIFO are shown in Figures 36, 37, 38, and 39. It is also 
possible to generate a microaddress in 29115 and use it as the next 
microaddress by sending it to 2910-1, using the JMAP instruction of 
2910-1, as shown in Figure 40. While 29116 is doing internal operations, 
it is possible to simultaneously transfer data between the external RAM 
and the FIFOs. The timing diagrams to perform such operations are shown 
in Figures 41 and 42. The output, Yi5_o, pins of 29116 are enabled only 
V-1 
CP (29116) 
108 ns i 
43.5 ns 65 ns 
Iq (29116) RAM source 
address 
k (&) ^ (b) 
1^ 13 ns ^6 ns 
(c) 
11 ns / 
IEN (29116) mif Disable write into RAM 
RAM destination 
address 
(d)  
12 ns 
(a) Clock to output delay at pipeline register of 13 ns max. 
(b) Input to output delay of 6 ns at 74AS157 Mux. Note that the setup time of 24 ns for I 
has been satisfied. 
(c) Select to output delay of 11 ns max. at 74AS157 Mux. 
(d) An exact delay of 12 ns is produced to avoid accidental write into 29116s' RAM. TÊN should 
go LOW at least 10 ns after is stable. Set up time of 22 ns for I EN has been satisfied. 
ro 
cn 
Figure 33. Timing diagram for reading and writing into 29116s' RAM within one cycle 
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(a) lEN to CT disable is 43 ns max. 
(b) Status Register (29818) setup time is 8 ns. 
Figure 34. Timing diagram for using the CT output;of 29116 
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(b) Input to output delay of 6 ns at 74AS157 max. 
(c) 12 ns delay at delay element. 
(d) 29116 requires that lËN be LOW at least 20 ns 
to Low during the first cycle. 
before CP makes a transition from High 
Figure 35. Immediate instruction cycle timing 
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Cj to Cg skew of 2 ns max. 
Min. delay at inverter is 1 ns. 
Delay at OR gate of 5.5 ns max. 
Delay at OR gate of 5.5 ns max. 
The RAM requires that the minimun WE low pulse be 20 ns. This condition will be met even in 
the worst case. 
Cg to CLK delay of 5.5 ns max. | 
PCLK to output delay of 13 ns. 
Note that all the constraints to set up and hold the data have been satisfied in order to 
load the 74AS869 counters. 
CK to output delay at 74AS869 counter of 3 ns mm. 
Input to output delay at tristate buffer (2959) of 6 ns typical. Note that the address is 
not valid 10 ns max. before the Low to High transition of C^. 
Delay to enable output at tristate buffers of 15 ns max. 
OE high to output disable of RAM is 30 ns max. Note that all the constraints for writing 
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e 36. Timing diagram to write into the external RAM and load counters from 29116 
delay of 79 nsat 29116. Also, 6 ns max. delay of I,,I from input to output 
Figure 37. Timing diagram to read from the external I RAM by 29116 
(a) PCLK to output delay at pipeline register of ISns max. 
(b) Output disable to enable delay of 15 ns max. atitristate buffer (2959). 
i 
(c) Address is not valid 15.5 ns before Low to High transition of CP. 
(d) ÏÏË to output enable delay of 25 ns. 
(e) 29116 requires the data to be valid at least 441ns before the Low to High transition of CP, 
if it is to be used in the same cycle. 
(f) Since OLE goes Low at least 17 ns before the LoW to High transition of CP, therefore data 
are latched before it changes. I 
(g) Q will be disabled 43 ns max. after the Low to High transition of CP. 
I 
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Figure 38. Timing diagram for reading from FIFO into 29116 
(a) Delay from High to Low transition by C, to Low to High transition of CLK. The C- to C. 
skew of 11 ns max. will not contribute to worst case. 
(b) Delay at pipeline register of 13 ns. max. 
(c) Delay at AND gate of 5 ns max. 
(d) RR will be active before the Read FIFO is read again. 
(e) Delay at OR gate of 4 ns max. 
(f) Delay from ÔË to enabled output of 35 ns max. 
(g) The data are held for 15 ns min. after RDFIFO goes Low. 
(h) 29116 requires the data to be valid at least 44 ns before CPt. This condition is 
satisfied. 
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(a) Data from 29116 are valid within 103.5 ns. 
(b) Write FIFO requires the data to be valid 25 ns min. after Low to High transition of 
WRFIFO. This condition is satisfied. 
(c) WR will be Low 55 ns max. after WRFIFO . Hence, WR is Low 16 ns after C^T. 
Figure 39. Timing diagram for writing into FIFO from 29116 
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(a) Delay of 6.2 ns at 74AS244 (Tri-State Buffers) between ^ (29116) and Q (2910-1). 
(b) Delay of 20 ns from D^^^ to of 2910-1. 
(c) Access time of control memory is 35 ns. 
(d) Setup time of 8 ns for the pipeline registers. ; 
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Figure 40. Timing diagram for using 29116 to generate the next microaddress 
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Notes; Data from external RAM is valid 40 ns min. before Low to High transition of C,, and 
it is not valid 10 ns max. before Low to High Transition of C3. Since FIFO requires 
the data to be valid 25 ns after WRFIFO, hence it will be written even in the worst 
case. 
Figure 41. Timing diagram for writing into FIFO and reading from the external RAM 
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Notes: The external RAMjrequires the data to be set up 5 ns min. before WE goes Low and 
5 ns min. after WE goes High. Both of thesé conditions are met. 
W 
Figure 42. Timing diagram for reading from FIFO and writing into the external RAM 
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when the microprocessor is writing to an external chip, as shown in the 
following equation: 
OEy = (WRFIFO.RD.SÏ^) + (WR.RDFIFO) 
+ (WR.SIg^ + RD.SI-ru) + OEmap.RDFIFO) 
When the bidirectional Yi5_o pins of 29116 are disabled, Yig.g acts 
as an input, but the data from the peripherals will be latched into the 
D-latch only when 29116 is reading from the peripherals, as shown in the 
equation below: 
OLE = C^.C3.(RD.WRFIF0 + RDFIFO.WR) 
This way, data read from the peripherals will remain in the D-latch as 
long as another read is not initiated by the microprocessor. Thus, 29116 
can perform an internal operation and simultaneously read from an exter­
nal source in one cycle. From the above equation, it is apparent that 
the data will also be latched in the D-latch if the macroinstruction is 
read from the Read FIFO for 2910-1. The reason for using the clock out­
puts Ci and C3 for latching data in the D-latch is shown in the timing 
diagram of Figure 43. 
The two data bus registers are provided for diagnostic purposes only. 
Under control of the Diagnostics Controller, data from the BUS can be 
clocked into these registers. 
So far, the timings for the data path of the evaluation unit have 
been analyzed. In analyzing the control path, it should be noted that a 
'1 
108 ns 
43 ns 
~4nl^ 
—jr~ 
21 ns 
4 
"^3 
OLE 
M-
43 ns 
17 ns min. 
Notes: Data from Read FIFO are valid 50.5 ns min. before the Low to High transition of C-,, and 
data from the external RAM are valid 15.5 ns max. before the Low to High transition of 
C,, but it is not valid 15.5 ns max. before ithe Low to High transition of C~. It is 
required that in order to latch the data, the OLE must be High at least 42 ns before 
the Low to High transition of C, and can go Low almost 10 ns after data is valid. Both 
of these restrictions have been satisfied. Also, during the first 32 ns after the Low 
to High transition of C-,, the data are changing but the input at OLE must remain Low. 
Otherwise a High to Low pulse may latch some unwanted data in the D-latch. 
CO vo 
Figure 43. Timing diagram for latching data in the D-latch of 29116 
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constant delay of 56 ns will be included in all control paths, as shown 
in Table 8. 
Table 8. Constant delay in control path 
Pipeline Register: PCLK to Output = 13 ns max. 
Control Store: Access Time = 35 ns max. 
Pipeline Register: Setup Time = 8 ns max. 
Constant Delay = 58 ns max. 
The minimum delay at Am 2910-1 is 50 ns (l3_o to Yix_o) except for 
instructions 8, 9, and 15 which have a minimum delay of 75 ns/85 ns 
(dependent on the preyious instruction).The conditions in the condi­
tional instructions can be tested in parallel, within the minimum delays 
of 2910-1 that have been specified. The JMAP instruction, as shown in 
the timing diagram of Figure 44, can be executed in 126.8 ns. All other 
instructions, except 8, 9, and 15, can be executed in 106 ns, whereas 
instructions 8, 9, and 15 can be executed in 131/141 ns (dependent on the 
previous instruction). 
The Clock Generator and Microcycle Length Controller (Am 2925) is 
connected to a 46 MHz oscillator to produce a clock output of 21.74 ns at 
pQ. Crystals are not generally available with fundamental frequencies 
above 20-25 MHz. However, an overtone oscillator can be designed to os­
cillate at one of its odd harmonic frequencies by choosing values of C 
and L, as shown in Figure 31. 
130 ns 
CP (2910-1) 
Data from 
Read FIFO 
on BUSjg_Q 
(2910-1) 
> 
1^ (a) 57.5 ns 
2nsi 
(b) 
& 63.8 ns 20 ns Tc7 
35 ns 
w 
If 126.8 ns 
(a) Max. delay of 57.5 ns before data are valid. 
(b) Delay at tri state buffers of 6.2 ns. 
(c) Dj j _ q  to Yj j q  delay of 20 ns at 2910-1. 
(d) Access time of control store is 35 ns max. 
(e) Set up time of pipeline registers is 8 ns max. 
> 
Figure 44. Timing diagram for the JMAP instruction in 2910-1 
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As shown in Table 9, the Lg.i inputs of 2925 can be controlled 
through the microinstruction to produce the four desired microcycle 
lengths. The Lg.i inputs of 2925 can be connected either directly from 
the control store or from the pipeline register. In the former case, it 
is easier to microgram because the entry in the Lg.i field controls the 
microcycle length of that microinstruction, whereas in the latter case, 
the Lg-i field of the current microinstruction controls the next micro­
instruction. The former case has the disadvantage of being slower be­
cause in order to satisfy the hold time of the Lg.i inputs, the delay at 
the multiplexer and the OR gate delay between the C3 and CP inputs of 
2910-1 must be considered. In the worst case, a delay of 9 ns must be 
added to the microcycle lengths, as shownin Table 9.For this reason, 
the latter case has been implemented In this design. 
Table 9. Length of clock outputs 
L3 L2 Li Length of clock cycle 
H L H 108.7 ns 
H H H 130.44 ns 
L H H 152.17 ns 
L H L 173.91 ns 
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The hardware of EVAL has been designed for the worst case, and it 
should work under all commercial temperatures. If EVAL is used to simu­
late only gates, then this unit can be made more specialized by excluding 
the 256 X 16 bit external RAM. The 32 x 16 bit internal RAM of 29116 is 
sufficient to evaluate any gate. 
Diagnostics and writable control store mode 
Figure 45 shows the connections required in EVAL to support Diagnos-
tics/WCS. Almost no extra chips are required to support Diagnostics/WCS. 
The only constraint is to replace all normal registers, with which diag 
nostics is to be done, by diagnostics registers (29818s). The Data Bus 
Registers are used entirelyr for diagnostic purposes to latch the data on 
the data bus. The status register is used to control and observe the 
status of the system. 
Since the next microinstruction is a function of the current micro­
instruction and the status of the unit, the unit can be controlled by 
loading the status and the current microinstruction through the test vec­
tor. Due to the nature of the design, if data are written into the FIFO, 
the Write FIFO Ready (WR) signal may or may not change from LOW to HIGH 
until the beginning of the next cycle. Therefore, a LOW or a HIGH signal 
may be clocked into the status register. Due to the unpredictability of 
this signal, its true value can only be observed in the next microcycle 
if another write into FIFO is not initiated. In contrast, the WR signal 
in the Normal mode, connected directly to the Condition Code Multiplexer, 
produces the true value of the signal at CC input of 2910-1 during all 
Figure 45/ Connections in EVAL to support Diaghostics/WCS 
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microcycles. 
Some of the outputs (OEy) of the diagnostic registers are controller 
in the normal mode by the contents of the microinstruction in the pipe­
line register. During diagnostics, the result vector needs to be loaded 
from the pipeline register to the shadow register, and the OEy must be 
enabled. Since the MODE is HIGH during this loading operation, it is 
used to enable the OEy regardless of the contents of the pipeline reg­
ister (see Figure 45). During normal operation, the MODE is LOW, and the 
OEy is controlled by the contents of the microinstruction in the pipeline 
register. 
Description of t^e Microinstruction 
The microinstruction consists of 56 bits with one unused bit. The 
control store consists of the lower 2K locations of PROM and the upper 2K 
locations of RAM, and the Reset routine starts at location zero. Each of 
the fields in the microword will now be described as follows: 
1. CCEN (2910-1) (Bit 55): When this bit is high, the condition of the 
status flag is ignored, and all conditional instructions are made 
unconditional. 
2. l3_o (2910-1) (Bits 54-51): This field selects one of the sixteen 
available instructions. Since the CJV instruction serves the same 
purpose as the CJP, it can be ignored. The JMAP instruction is used 
to either select the macroinstruction from the Read FIFO, or the 
microaddress generated by the 29116 as the next microaddress. 
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Condition Select Mux (Bits 50-48): This field is used to select one 
of eight status flags, shown in Table 10, whose condition could be 
used to select the next microaddress. 
Table 10. Status flags 
Microword Bits CC input fo 2910-1 when 
50 49 48 Status flag selected status flag is true 
0 0 0 WR from Write FIFO 1 
0 0 1 RR from Read FIFO 1 
0 1 0 CT from 29116 0 
O i l  Z from 29115 0 
1 0 0 OUR from 29116 0 
1 0 1 N from 29116 0 
1 1 0  C from 29116 0 
1 1 1 FULL from 2910-1 0 
Before writing data into the Write FIFO, the UR (Write Ready) 
flag must be checked. If this flag is true, the Write FIFO is ready 
to accept data. Otherwise the FIFO is full. 
Before reading from the Read FIFO, the RR (Read FIFO Ready) flag 
must be checked. This flag is true if the FIFO contains data. 
Otherwise the FIFO is empty. 
It is very important to note that when RR and WR are true, the 
CC input of 2910-1 is 1, which is a false condition for the micropro­
gram controller. This feature is helpful in microprogramming. The Z 
(Zero), OVR (Overflow), N (Sign), and C (Carry) flags of the 29116 
give the status of the ALU. Besides these four flags, the 29116 also 
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provides facilities to test a total of 12 different conditions and 
output the result on the CT output. If the stack in 2910-1 is to be 
used, the FULL status flag could be checked to determine whether the 
stack is full. 
4. Dix_o (2910-1) (Bits 47-36): This field contains a 12 bit data which 
could be used to load the register/counter of 2910-1, or provide the 
next microaddress. 
5. RLD (2910-1) (Bit 35): When this bit is active, the register/counter 
of 2910-1 is loaded with the data in Dh.q field, regardless of the 
instruction and condition. 
6. Lg.i (2925) (Bits 9-7): This field is used to control the microcycle 
length of the next microinstruction; that is, the Lg.i field in the 
current microinstruction controls the microcycle length of the next 
microinstruction. Table 9 shows the different cycle lengths that can 
be obtained by changing this field. Table 11 will be helpful in 
choosing the correct cycle length. It is divided into five parts, 
and the microcycle length of the part that requires the highest 
microcycle should be used. 
7. lEN. Ii '-Ii'. 1X5-2 (29116)(Bits 34, 33-32. 31-30. 23-10): 
When the instruction in 29115 specifies the internal RAM registers as 
a source or destination, the l4_o part of the instruction addresses 
the 32 registers. 1% is divided into Ii' ' and I'l and Iq is divided 
into IQ'" and I'Q, where l4_2» II', lo' specifies the source address, 
and l4_2» II' '» lo'' the destination address. For a single address 
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Table 11. Microcycle length requirements for various fields in the 
microword 
Microword bits Functions Microcycle length 
54-51, 35 Instruction 2 of 2910-1 (used to 
read macroinstruction from Read 
FIFO) 
Instructions 8, 9, and 15 of 2910-1 
130 ns 
130/152 ns. 
If the previous 
executed instruc­
tion was 4 or 12 
or RLD was low, 
then use 152 ns 
28 0E7=0 (test status bits of ALU 
and produce result at CT) 152 ns 
34 IEN=0 (during the first cycle of 
immediate instruction) 130 ns 
54-51, 33-30 
23-10, 6-1 
29116 writes into external RAM 
29115 loads the address counters 
of external RAM 
29116 writes into Write FIFO 
29116 provides the next microaddress 
152 ns 
152 ns 
152 ns 
174 ns 
All other combinations 108 ns 
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case, any 29116 register can be used as the source or the destina­
tion, but in the double address case, the source and the destination 
addresses differ in only the two least significant bits Ii and Iq. 
If an immediate instruction is used, the first microcycle consists of 
the instruction in Ii5_o with IEN=0, and the second microcycle con­
sists of data in Ii5_o with IEN=1. In fact, IEN=1 in all the in­
structions, except the first microcycle of the immediate instruction. 
8. SRE. OEj. T4_i (29116) (Bits 29, 28. 27-24): The SRE controls the 
internal status register of 29116. When SRE=0, the internal status 
register is latched at the end of every microcycle with the eight 
status bits of the ALU except when NO OP, Save Status, and Test Sta­
tus instructions are used. When SRE=1, the latched status bits will 
be held in the register. 
When 0ET=0, the T4_i field can be used to test any one of the 
twelve possible test conditions in parallel with the execution of the 
instruction by the ALU. The result of the test condition is produced 
at the CT status output and clocked in the external status register. 
However, the status of the ALU will not be clocked in the external 
status register, but could be saved in the internal status register 
by setting SRE=1. 
9. WRFIFO; RDFIFO; 51%%. MR; SIrq. RD (Bits 6, 5, 4-3. 2-1): When 
WRFIFO is active, data on BUS^s.g will be written into the Write 
FIFO. When RDFIFO is active, data will be read from the Read FIFO 
onto the BUS^s.q. The FIFOs should be written or read only if their 
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corresponding flags are true. The functions of WR, Slyp and RD, SI RQ 
are described in Table 7. 
The 29116 can perform an operation on internal data (an operation is 
internal if 29116 does not use the Read FIFO, Write FIFO, and the exter­
nal RAM) and write the result out in the external RAM is one microcycle 
of 152 ns if the address of the external RAM is in the Write Address 
Counter. Otherwise, one extra cycle of 152 ns is required to load the 
Write Address Counter with the correct address. Similarly, the result of 
a 29116 operation can be written in the Write FIFO in one microcycle of 
152 ns. 
29116 can read from the Read FIFO or the external RAM, perform an 
operation, and store the result jntern^ly in one microcyc^ 
The Read Address Counter must point to the correct location in the exter­
nal RAM, otherwise one extra microcycle of 152 ns is required to load the 
counter. All external data read by 29116 will be latched in its D-latch 
and can be used anytime later on, as long as another external read is not 
performed. In this way, data could be prefetched while the ALU is per­
forming a different function. 
It should be pointed out that both Read and Write Counters can be 
loaded in one microcycle of 152 ns. Also, to use the external RAM effi­
ciently, the microroutine should load both the counters in the beginning, 
and then all accesses should be from successive locations of RAM. 
While 29116 is performing internal operations, data from the Read 
FIFO can be transferred to the external RAM, or data from the external 
RAM can be transferred to the Write FIFO in 108 ns. 
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Firmware 
When the system is Reset, the microinstruction at microaddress zero 
is selected with a microcycle time of 130 ns. The Reset routine consists 
of four microinstructions in the first four locations of the control 
store, as shown in Table 12. 
At microaddress 0, the RR flag is checked repetitively until it is 
true. EVAL waits until MODEL starts sending information. At microad­
dress 1, the device ID is read from FIFO and stored in R31 (register 31 
of 29116 RAM). Actually, the device ID must be checked to ascertain that 
it is not a control word. The control word should be sent to MODEL. 
This Reset routine does not check for control words. At microaddress 2, 
both the address counters in the external RAM are reset to zero. This 
microinstruction is not required by simple devices. At microaddress 3, 
data from Read FIFO is sent to RO. If the device is simple, then this 
data contain both input and output signals of the device. For functional 
device, it may contain the input signals, or the output signals, or both. 
At microaddress 4, the macro instruction is read from the FIFO and sent to 
the 2910-1 as the next microaddress which points to the starting of the 
device's microroutine. The first microinstruction in the microroutine 
will be executed in 108 ns. 
Microinstructions at addresses 5 through 10 consist of three subrou­
tines which are accessible from any device microroutine. A jump to the 
subroutine at addresses 5 and 5 is made when the Read FIFO is empty. 
This subroutine checks the RR flag repetitively until it is true. An 
Table 12. Reset routine and subroutines 
Am 2910-1 
Am 
2925 Am 29116 Write FIFO.Read FIFO, RAM 
Micro-
address 
CCEN ^ 3-0 cc Mux ^11-0 
RLD 4-1 
in ns. 
lEN SRË OE, T4.1 I I 1 I 11 I 1 I 11 h5-2'h 'h '^0 '^0 
WR 
FIFO 
RD 
FIFO S^WR WR '^RD RD 
0 0 CJP RR 0 1 108 1 0 1 X NO OP |0 0 0 1 0 1| 
NO OP 
1 X m  X X 1 152 1 0 1 X ' S0R,M0VE,S0DR,R31 0 1 0 1 0 1 
2 0 CJS RR 5 1 108 1 0 1 X : SONR,MOVE,SOZ,NRY 0 0 1 1 1 1 
3 0 CJS RR 7 1 130 1 0 1 X i SOR,MOVE,SODR,RO 0 1 0 1 0 1 
4 X 3MAP X X 1 130 1 0 1 X i NO OP 0 1 0 1 0 1 
5 0 CJP RR 5 1 108 1 0 1 X NO OP - wn OP 1 i  
6 1 ;RTN X X 1 108 1 0 1 X i NO OP - — - NO OP 
7 0 CJP RR 7 2 108 1 0 2 X 1 NO OP - MN OP 
8 1 :RTN X X 1 130 1 0 1 X i NO OP - NO OP i 1 
9 0 CJP WR 9 1  108 1 0 2 X 1 NO OP - NO OP 
10 1 :RTN X X 1 152 1 0 1 X NO OP - NFL OP 1 X 
CA) 
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unconditional return from the subroutine is then made, and the next 
microinstruction is executed in 108 ns. The subroutine at addresses 7 
and 8 is similar to the previous subroutine except that the next micro­
instruction of 130 ns is executed when a return from this subroutine is 
made. A jump to the subroutine at addresses 9 and 10 is made when the 
Write FIFO is full. A return is made when the WR flag indicates that the 
FIFO is ready to accept data. The next microinstruction after the return 
is assumed to be a write into FIFO, which is 152 ns. 
One may be tempted to combine microinstructions at microaddresses 0 
and 1 together to form one microinstruction, but this may not work for 
the simple reason that EVAL and MODEL do not run with the same clock. To 
visualizethis problem, assume that the FIFO is empty and the combined 
microinstruction is repetitively checking the RR flag and also reading 
data from the empty FIFO. Assume that MODEL inputs the data in the FIFO, 
and after the fall through time of the data, the RR flag is true exactly 
30 to 35 ns nefore the end of the microcycle. This time is enough for 
the 2910-1 to select the next address as the increment of the previous 
address instead of the address in D^^.q, but this time is not sufficient 
for the 29116 to latch the data read from the FIFO in its D-latch or to 
operate on the data. For this reason, the RR flag must be first checked 
before the FIFO is read. In a similar manner, the WR flag must be first 
checked and the data written in the FIFO in the following microcycle if 
the WR flag is true. 
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When a microroutine has completed execution, control is transferred 
to microaddress 0 where the reset routine starts. For every device, sim­
ple or functional, the device ID will be stored in R31 of 29116's RAM, 
both the address counters of the external RAM will be reset, and the 
first data word will be stored in RO of 29116's RAM before control is 
transferred to the device's microroutine. The first microinstruction in 
the microroutine must be executed within 130 ns because the microinstruc­
tion at address 4 demands such a cycle time. This kind of arrangement 
saves some memory in the control store because the same common micro­
instructions are not stored with each device's microroutine. However, 
the speed is reduced because some microoperations need not be performed 
for simple devices (ex., resetting the counters), and in the case of 
functional devices, it may be better to store the device ID in the exter­
nal RAM. This trade-off between saving control memory space and increas­
ing the speed will have to be dealt with by the microprogrammer. All the 
different factors must be weighed to make a decision. 
As an example, the evaluation of a 2 input NAND gate, through a table 
look-up scheme, is given. Since each input can have any one of the three 
signals (0, 1, unknown), the truth table will contain 9 entries (3?), as 
shown in Table 13. It should be noted from the table that the input com­
binations of 3 and 7 do not have an entry. This is because only three 
signal values have been considered, and these decimal values correspond 
to the fourth signal value. 
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Table 13. Truth table for a 2 input NAND gate 
Input combination Output 
Decimal inputs _A_ _B_ A.B 
0 0 0 1 
1 0 1 1 
2 0 2 1 
3 X X X 
4 1 0 1 
5 1 1 0 
6 1 2 2 
7 X X X 
8 2 0 1 
9 2 1 2 
10 2 2 2 
The output of the truth table is stored in the external RAM at loca­
tions 245io through 255io- Actually, all tables of constants should be 
stored in an external ROM (not included in the evaluation unit). The two 
leftmost bits in every location of the external RAM contain the output 
signal value. The Reset routine would have stored the device ID in R31 
of 29116, and the input and output signal values of the gate in RO of 
29116 before transferring control to the NAND microroutine. The signal 
values of the 2 inputs are in the 4 leftmost bits of RO, and the output 
signal values are in the 2 rightmost bits, as shown in Figure 46. Bits 
13-4 are don't cares. 
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 
R O  X X X X X X X X X X  
.Output 1. .4.3.2 .Input 1 . 
Figure 46. Arrangement of input and output signal values 
The microroutine of the NAND gate starts from location A of the con­
trol memory, as shown in Table 14. The idea is to use the signal values 
of the two inputs as an offset from the beginning of the truth table and 
read the output signal value at that address. This new output signal 
val ue is then compared to the^ old one, an& an-event -is-generated if -the 
two outputs differ. At locations A and (A+1) of the control memory, the 
microinstructions change bits (15-4) of RO to zero and store the result 
in Rl. At locations (A+12) and (A+3), 245io is added to Rl, and the 
result is stored in the Read Address counter of the external RAM. This 
result acts as an address to the new output signal value. At location 
(A+4), the new output is read from the external RAM and stored in the D-
latch of 29116. At location (A+5), the old output in RO is compared to 
the new output in the D-latch by masking all but the two leftmost bits in 
RO and the D-latch. The 1 flag gives the result of the comparison. At 
location (A+6), the Z flag is checked. If 1=1, then the two outputs are 
the same; no event is generated, and control is transferred to the Reset 
routine. If Z=0, then the two outputs are different and an event is 
generated. Before writing to the FIFO, the WR flag is first checked at 
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Table 14. Microroutine for a 2 input NAND gate using a table look-up scheme 
Am 2910-1 
Am 
2925 iAm 29116 Write FIFO.ReadFIFO, RAM 
Micro-
address 
CCEN 
^3-0 CO lux ^11-C 
RLD 4-1 
in ns. 
I EN SRE OEy T4-1 I I 1 I 11 I 1 I 11 h5-2'h 'h '^0 
WR 
FIFO 
RD 
-IFO S^WR WR RD 
A+1 X :ONT X X 1 130 1 0 1 X 0000,0000,0000,1111 • NO OP 1 i 
A+2 :ONT X X 1 152 0 0 1 X T0R1,T0RI4,ADD,R1 . wn OP X i 1 
A+3 X :ONT X X 1 130 1 0 1 X 0 0 0 1 1 1 
A+4 X :ONT X X 1 108 0 0 1 X R0TC,0,CDRI,R0,R1 0 1 0 1 0 1 
A+5 X CONT X X 1 108 1 0 1 X 0011,1111,1111,1111 . Nfl OP i 1 
A+6 0 CJP z 0 1 108 1 0 1 X NO OP . Nn OP 1 1 
A+7 0 CJS WR 9 1 152 1 0 1 X NO OP • NO OP 1 1 
A+8 0 CJS WR 9 1 152 1 0 1 X 50R,M0VE,S0R4,R31 1 0 0 1 0 1 
A+9 1 CJP X 0 1 108 1 0 1 X S0NR,M0VE,S0D,NR4 1 • NO OP 1 X 
A+0 X CONT X X 1 108 0 0 1 X TORI,TORIR,AND,R0,R1 
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location (A+7). At location (A+8), the device ID is sent to the Write 
FIFO, and at location (A+9), the new output signal value is sent to the 
Write FIFO and control is transferred to the Reset routine. The reset 
routine requires 608.5 ns to be executed before control is transferred to 
any microroutine. The reset routine and the NAND microroutine altogether 
require 1479 ns if an event is not generated, and 1891 ns if an event is 
generated. During this total time, the data are read from the FIFO, the 
output of the gate is evaluated, and the result is written into the FIFO 
if an event is generated. 
A 3 input NAND gate can be evaluated similarly to a 2 input NAND gate 
by storing its truth table in the external RAM (actually, it should be 
storedJn a_ROM) Its truthstable will contain 27 (3^) ent^^ but it 
will occupy a total of 43 locations out of which 16 locations will not be 
used. The total time required to evaluate is the same as the 2 input 
NAND gate, and the same microinstructions are used with different masks 
and different starting address of the truth table in the RAM. 
Similarly, a 4 input NAND gate will require exactly the same amount 
of total time and the same microinstructions (with different masks and 
different starting address of the truth table in RAM) as a 2 input NAND 
gate, if its truth table is stored in the external memory. The truth 
table will require a total of 171 locations, out of which only 81 loca­
tions will contain the output values, and the rest will be unused. 
From the discussion, it is clear that any simple device whose input-
output relationship can be derived with a truth table can be evaluated in 
1891 ns/1479 ns (dependent on whether an event is generated or not) and 
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the same microinstructions, as the 2 input NAND gate can be used with 
different masks and different starting address of truth table. 
Going back to the discussion of the 2 input, 3 input, and 4 input 
NAND gates, some external memory can be saved if only the truth table of 
the 4 input NAND gate is stored and all the other NAND gates use the same 
truth table. This can be done as follows: (1) The 2 input NAND gate is 
assigned a macroinstruction equal to some control store address B, and 
the 3 input NAND gate has a macroinstruction equal to B+4. Assume that 
the microroutine of the 4 input NAND gate starts at microaddress A, so 
this gate has a macro instruction equal to A. (2) When any of the three 
gates is to be evaluated, after the reset routine has completed, control 
willbe transferred either to the microinstruction at microaddress B, or 
microaddress 8+4, or to microaddress A. (3) A 4 input NAND gate can be 
made out of a two input NAND gate by forcing signal values of 1 at inputs 
3 and 4 (i.e., bits 7-4 of RO) (see Table 13). This is done by micro­
instructions at microaddresses B to B+3. Also, the microinstruction at 
(B+3) jumps to location A where the truth table of the 4 input NAND gate 
lies. (4) Similarly, the microinstructions from microaddresses (B+4) to 
(B+7) convert the 3 input NAND gate to a 4 input NAND gate by forcing a 
signal value of 1 at input 4 (i.e., bits 7-6 in RO) and then jumping to 
the microroutine of the 4 input NAND gate (see Table 15). In this way, 
the external memory required can be reduced at the expense of speed. 
Both the 2 input and the 3 input NAND gates will require 2369/1957 us to 
be evaluated. A generalization can be made for a lot of simple devices 
by noting that the truth table of the simple device which has the highest 
Table 15. Microroutines to convert a 2 and a 3 input NAND gate into a 4 input NAND gate 
Micro-
address 
Am 2910-1 
CCEN] 
3-0 cc Mux 11 
5® 
Am 
2925 
*-3-1 
in ns 
Am 29116 
I EN SRE OEn 
'4-1 
drite FIFO.ReadFIFO. 
J 1 I 11 J 1 J 11 
h5-2'h 'h '^0 '^0 
WR 
FIFO 
RD 
IFO SI WR WR 
RAM 
RD 
B 
B+1 
B+2 
B+3 
B+4 
B+5 
B+6 
B+7 
:ONT 
:ONT 
:ONT 
CJP 
:ONT 
:ONT 
:ONT 
CJP 
X 
X 
X 
X 
X 
X 
X 
X 
108 
130 
108 
130 
108 
130 
108 
130 
X 
X 
X 
X 
X 
X 
X 
X 
SONR,MOVE,SOI,NRA 
XXXX,XXXX,0101,XXXX 
R0TM,0,MARI,R0,R0 
0000,0000,1111,0000 
SONR,MOVE,SOI,NRA 
XXXX,XXXX,01XX,XXXX 
R0TM,0,MAR1,R0,R0 
0000,0000,1100,0000 
NO 
NO 
---• NO 
---• NO 
NO 
NO 
NO 
NO 
DP 
OP 
DP 
DP 
DP 
3P 
DP 
OP 
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number of inputs can be stored in the ROM, and all other similar logic 
devices with fewer inputs can be converted to this device. 
So far in the examples that have been considered, a large amount of 
external memory has been wasted because of the way the truth table is 
stored. Taking the example of a 4 input NAND gate, 171 words of external 
memory are required to store a truth table with 81 entries. Also, in 
every word only 2 bits are used to store one output signal value. A bet­
ter method to save memory space is to store the 171 output signal values 
in 22 (171/8) locations (word 0 to 21) of the external memory by packing 
8 output signal values in one memory word. Figure 47 shows this arrange­
ment for an arbitrary memory word 4. Note that the smallest input com­
bination val ue corresponds to-the two MSBs and the larger input combina— 
tion corresponds to the two LSBs. Again, in this method memory is allo­
cated to all the 171 output signal values, when only 81 are needed. 
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 
word 4 
32 33 34 35 37 37 38 39 
two bit decimal value of input combinations 
output V 
signal value 
Figure 47. Arrangement of output signal values packed in one memory word 
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This 22 word truth table is stored in the external memory in loca­
tions 234io through 255io (for example), and the microroutine starts from 
location 'C of the control store (see Table 16). The following steps 
are required to read the table and evaluate the gate: 
1. After the Reset routine has completed, RO of 29116 contains the input 
signal values of the 4 inputs in bits 7-0. Bits 15-8 are forced to 
zero, and the result is stored in Rl. Then, an arithmetic shift 
right of Rl is performed three times, and the result is stored in R2. 
These operations correspond to a division of the number in Rl by 8 
and the result in R2, which is rounded to the smaller integer value, 
points to the memory word where the output signal value is stored. 
Microinstructions at microaddress Ci (C+l}, (C±2j^ (_C±3), and (C+4) 
execute these operations. 
2. Since the truth table is stored in external memory, starting from 
location 234io, the offset calculated in steps 1 and stored in R2 is 
added to the starting address of the table and stored in the Read 
address counter of the external RAM. Microinstructions at addresses 
(C+5) and (C+5) perform these operations. 
3. Microinstruction at address (C+7) reads the memory word from the ex­
ternal memory containing the desired output signal in the D-latch of 
29116, Simultaneously, the data in R2 are rotated left three times, 
and the result is stored in the accumulator. This rotation is 
equivalent to an arithmetic shift left three times which corresponds 
to the multiplication of the number in R2 by 8. This number in the 
Table 16. Microroutine of a 4 input NAND gate using a table look-up scheme 
Am 2910-1 
Am 
2925 
Micro-
address 
CCEN 
^3-0 cc Mux 
Q 
^11-0 RLD 4-1 in ns. I EN SRE 
C+0 X CONl X X 1 108 0 0 
Cfl X CON! X X 1 108 1 0 
C+2 X CONl X X 1 108 1 0 
C+3 X CONl X X 1 108 1 0 
C+4 X CONl X X 1 130 1 0 
C+5 X CONl X X 1 152 0 0 
C+6 X CONl X X 1 108 1 0 
C+7 X CONl X X 1 108 1 0 
C+8 X CONl X X 1 130 1 0 
C+9 X CONl X X 1 174 0 0 
C+10 X JMAP X X 1 130 1 0 
C+11 1 CJP X C+19 1 108 0 0 
C+12 1 CJP X C+19 1 108 0 0 
C+13 1 CJP X C+19 1 108 0 0 
C+14 1 CJP X C+19 1 108 0 0 
C+15 1 CJP X C+19 1 130us 101 0 0 
C+16 1 CJP X C+19 1 101 0 0 
C+17 1 CJP X C+19 1 101 0 0 
I Am 29116 Write FIFO.ReadFIFO. RAM 
OE, 
'4-1 h5-2'n 'h '^0 '^0 
WR 
IFO 
RD 
IFO WR 51 RD RD 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
TORI,TORIR,AND,R0,R1 
0000,0000,1111,1111 
SHFTR,SMRR,SMDNZ,R1,R2 
SMFTR,SMRR,SHDNZ,R2 
SMFTR,SMRR,SMDNZ,R2 
TORI,T0RI4,ADD,R2 
R0TR1,3,RTRA,R2 
TORI,TORAA,SUBS,R1 
TONR,TOAI,ADD,NRY 
C+11 
R0TC,0,CDRI,R0,R1 
R0TC,2,CDRI,RD,R1 
R0TC,4,CDRI,R0,R1 
R0TC,6,CDRI,R0,R1 
R0TC,8,CDRI,RD,R1 
R0TC,10,CDRI,RD,R1 
R0TC,12,CDRI,RD,R1 
NO 
NO 
NO OP 
NO OP 
NO OP 
NO OP 
NO OP 
NO OP 
OP - -
OP 
NO OP 
NO OP 
NO OP 
NO OP 
NO OP 
NO OP 
NO OP 
NO OP 
NO OP 
NO OP 
1 
X 
Table 16. Continued 
Micro-
address 
Am 2910-1 
CCEN] 3-0 CO Mux 11-0 
LD 
Am 
2925 
"3-1 
in ns 
I Am 29116 
I EN 
Write FIFO,Read FIFO. 
SRE OEn 
'4-1 
I ^ 1 T 11 T 1 T 11 
h5-2'n 'h '^0 
WRfRD 
FIFO-IFO SI 
RAM 
WR WR RD 
C+18 
C+19 
C+20 
C+21 
C+22 
C+23 
CJP 
tONTl 
CJP 
COS 
CJS 
CJP 
X 
X 
z 
WR 
WR 
X 
C+19 
X 
0 
9 
9 
0 
I08us 
101 
lOBus 
101 
lOBus 
101 
&52US 
Oil 
I52US 
Oil 
lOBus 
101 
R0TC,14,CDRI,RD,R1 
0011,1111,1111,1111 
NO OP 
S0R,M0VE,S0RA,R1 
S0R,M0VE,S0R4,R31 
T0R1,T0RA4,EX0R,R0 
NO 
NO 
NO 
OP 
OP 
OP 
N( 
N( 
OP 
OP 
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accumulator is the smallest input combination (see Figure 47) of that 
memory word. 
4. The smallest input combination in the accumulator is subtracted from 
the input combination in R1 and the result, with some modification, 
points to the desired output signal in the D-latch of 29116. Micro­
instruction at address (C+8) performs this operation and stores the 
result in the accumulator. 
5. The old output signal value is in bits 15-14 of RO. The new output 
signal value in the accumulator must be rotated so that it occupies 
bits 15-14 in order to be compared to the old signal value. The num­
ber of bit positions to be rotated would depend on where the output 
signal j/al ue i it _occupies_ the_two leftmost bxt_positions, then 
it has to be rotated left 14 times before it can be compared to the 
old output signal value. A table of all possible rotations is stored 
in the control memory from addresses (C+11) to (C+18). The micro­
instructions at addresses (C+9) and (C+10) add the starting address 
of the rotation table to the value in accumulator and sends the 
result to 2910-1 as the next microaddress. 
6. The next microaddress points to the correct microinstruction in the 
rotation table, which together with the microinstruction at address 
(C+19) rotates the new output signal value in the D-latch, compares 
it to the old output in RO, and stores the result in Rl. 
7. The microinstruction at address (C+20) checks the Z flag. If both 
the output signal values are the same, then control is transferred to 
the reset routine. If the outputs are not the same, then an event is 
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generated, and the control is transferred to microinstructions at 
addresses (C+21), (C+22), and (C+23). These microinstructions first 
send the device ID to the Write FIFO, followed by the output signal 
value, and finally control is transferred to the Reset routine. 
Using this method, the amount of time required to evaluate a 4 input 
NAND gate is 2022 ns if an event is generated, and 1610 ns if the event 
is not generated. Again, this example can be generalized in two ways if 
the same microroutine is used with different masks and different address 
of the truth table. Firstly, any simple device whose input-output 
relationship can be expressed through a truth table, will require 2022/ 
1610 ns to be evaluated. Secondly, the truth table of the simple device, 
_ which_has_ the_highest Jnputs , Js_ storied in the external memory, A%1 
other similar simple devices with fewer inputs can then use the same 
truth table once they are converted to the simple device which has the 
highest number of inputs. 
In the last example, the NAND gate will be evaluated by inspection of 
the NAND logic and not by storing the truth table in the external memory, 
as has been done in the previous examples. A seven input NAND gate is 
considered even though only four input gates will be evaluated. Table 17 
contains the microroutine. The gate will be first checked for a zero 
input. If any one of the inputs has a signal value of 0, then the output 
is a 0. If none of the inputs is 0, and any one input has a signal value 
of 2, then the output is a 2. Finally, if none of the inputs has a sig­
nal value of 0 or 2, then all the inputs have a signal value of 1, and 
the output is 1. The microroutine starts from microaddress D and ends at 
Table 17. Microroutine for a 7 input NAND gate evaluated without tables 
Micro-
address 
Am 2910-1 
CCEN] 3-0 cc Mux 11-0 
RLD 
Am 
2925 
•"3-1 
in nsJ 
Am 29116 
I EN SRE OEn 
'4-1 h5-2'h ' h  '^0 '^0 
^rite FIFO,Read FIFO. 
WR 
FIFO WR WR 51 RD 
RAM 
RD 
D 
D+1 
D+2 
D+3 
D+4 
D+5 
D+6 
D+7 
D+8 
D+9 
D+10 
D+11 
D+12 
D+13 
D+14 
D+15 
CON! 
CON! 
CON! 
CON! 
CJP 
CON! 
CON! 
CJP 
CJS 
CJS 
CJP 
CON! 
CON! 
CJP 
CJP 
CJP 
X 
X 
X 
X 
Z 
X 
X 
Z 
WR 
WR 
X 
X 
X 
Z 
X 
X 
X 
X 
X 
X 
D+11 
X 
X 
0 
9 
9 
0 
X 
X 
D+15 
D+5 
D+5 
108 
130 
108 
108 
130 
108 
108 
108 
152 
152 
108 
108 
108 
108 
130 
130 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
R0TR1,I,RTRA,R0 
T0R1J0RAA,EXN0R,R0 
PRTNR,PRI,PRTA,NRA 
1101,0101,0101,0101 
S0NR,M0VE,S0Z,NRX 
R0TC,0,CDRT,R0 
0011,1111,1111,1111 
NO OP 
NO OP 
S0R,M0VE,S0R4,R31 
SONR,MOVE,SOD,NR4 
PRT3,PRI,PR3R,R0,R1 
1101,0101,0101,0101 
NO OP 
B0NR,15,SETN,D 
B0NR,14,SETN,D 
NO 
NO 
NO 
NO 
1 
NO 
NO 
NO 
NO 
- N( 
- N( 
NO 
NO 
NO 
NO 
OP 
OP 
OP 
OP 
1 
OP 
OP 
OP 
OP 
OP 
OP 
OP 
OP 
OP 
OP 
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(D+15). Microinstructions at microaddresses D through (D+4) test if any 
one of the input of the gate is 0. If the test passes, control is trans­
ferred to microinstruction (D+5). Otherwise, microinstructions (D+11) 
through (D+13) test if any one input has a signal value of 2. If the 
test passes, then control is transferred to (D+5) via (D+4). Otherwise, 
all the inputs are 1, and control is transferred to (D+5) via (D+15). 
Microinstructions (D+5) and (D+5) compare the old and the new outputs, 
and a test is made by microinstruction (D+7). If an event is not gener­
ated, then control is transferred to the Reset routine. However, if an 
event is generated, microinstructions at microaddresses (D+8) through 
(D+10) transfer the device ID and the new output to the FIFO, before 
transferring_control to the_ Res.et_ routine The minimum time required to 
evaluate the gate is 1543 ns if the output is 0 and an event is not 
generated. If an event is generated, then the time required is 1956 ns. 
However, if the output is ether 1 or 2, then 2000 ns are required if an 
event is not generated, and 2413 ns are required if an event is gener­
ated. By using the same microroutine, with different masks, NAND gates 
with any number of inputs can be evaluated in the time mentioned above. 
Some control memory can be saved at the expense of evaluation time if the 
same microroutine for the seven input NAND gate is used for all other 
NAND gates, instead of having one microroutine for each NAND gate with 
different inputs. This can easily be done by first converting the NAND 
gate to a seven input NAND gate, and then jumping to the NAND microrou­
tine. The conversion will require an additional 478.2 ns. 
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Table 18 gives the evaluation times for all the three methods 
described to evaluate a NAND gate. Clearly, there is a trade off between 
evaluation time and external memory space. Method 1 uses the most exter­
nal memory and has the minimum evaluation time, whereas Method 3 does not 
use the external memory and has the maximum evaluation time. The worst 
case evaluation time of 2891 ns will occur if an NAND gate with fewer 
inputs is first converted to a NAND gate with the highest inputs, whose 
microroutine is in the control store, and Method 3 is used to evaluate 
the gate. The best case of 1479 ns will occur by using Method 1. Hence, 
a NAND gate can be evaluated anywhere from 1.5 us to 3 us. This figure 
is true for other gates too, and it is safe to use this range for all 
simple devices 
Table 18. NAND gate evaluation time for the three methods 
Method Description 
Evaluation 
time in ns 
External 
memory 
Control 
memory 
1 One entry of truth table is 
stored in one word of 
external memory 1891/1479 171 words 10 words 
2 Eight entries of truth table 
are stored in one word of 
external memory 2022/1510 22 words 24 words 
3 Truth table is not used. 
Evaluation is done by in­
spection of NAND logic 
1956/1543 
best case 
2413/2000 
worst case 
0 words 16 words 
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Clock Generator and Microcycle Length Controller (AM 2925) . . . 180 
Microprogram Controller (AM 2910-1) 183 
16 Bit Bipolar Microprocessor (AM 29116) 191 
2048 X 8 Bit Bipolar PROM (AM 27S191A) 214 
1024 X 4 Bit Static RAM (AM 2149) 216 
256 X 4 Bit TTL Bipolar RAM (AM 93422A) 220 
First-In First-Out Memory (TDC 1030) 224 
Synchronous 8 Bit Up/Down Counter (74AS869) 228 
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Also available 
as the AmZ8160 
for AmZSOOO 
Systems 
Am2960 • Am2960-1 
Am2960A 
Cascadable 16-Bit Error Detection and Correction Unit 
DISTINCTIVE CHARACTERISTICS 
• Boosts Memory Reliability 
Corrects all single-bit errors. Detects all double and some 
triple-bit errors. Reliability of dynamic RAM systems is in­
creased more than 60-fold. 
• Very High Speed 
Perfect for MOS microprocessor, minicomputer, and main­
frame systems. 
- Data in to error detect; 32ns worst case. 
- Data in to corrected data out: 65ns worst case. 
High performance systems can use the Am2960 EDO in 
check-only mode to avoid memory system slowdown. 
• Replaces 25 to 50 MSI chips 
All necessary features are built-in to the Am2960 EDO. includ­
ing diagnostics, data in. data out. and check bit latches. 
• Handles Data Words From 8 to 64 Bits 
The Am2960 EDO cascades; 1 EDO for 8 or 16 bits. 2 for 32 
bits. 4 for 64 bits. 
• Easy Byte Operations 
—Separate byte enables on the data out latch simplify the steps 
and cuts the time required for byte writes. 
• Diagnostics Built-in 
The processor may completely exercise the EDO under 
software control to check for proper operation of the EDO. 
GENERAL DESCRIPTION 
The Am2960 Error Detection and Correction Unit (EDC) contains 
the logic necessary to generate check bits on a 16-bit data field 
according to a modified Hamming Code, and to correct the data 
word when check bits are supplied. Operating on data read from 
memory, the Am2960 will correct any single bit error and will 
detect all double and some triple bit errors. For 16-bit words, 6 
check bits are used. The Am2960 is expandable to operate on 
32-bit words (7 check bits) and 64-bit words {8 check bits). In all 
configurations, the device makes the error syndrome available on 
separate outputs for (lata logging. 
The Am2960 also features two diagnostic modes, in which diag­
nostic data can be forced into portions of the chip to simplify 
device testing and to execute system diagnostic functions. The 
product is supplied in a 48 lead hermetic DIP package. 
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